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End-of-life and constant rate reliability modeling for semiconductor packages are the 
focuses of this dissertation.  Knowledge-based testing approaches are applied and the 
test-to-failure approach is approved to be a reliable approach. First of all, the end-of-
life AF models for solder joint reliability are studied.   The research results show us-
ing one universal AF model for all packages is flawed approach.  An assessment ma-
trix is generated to guide the application of AF models.  The AF models chosen 
should be either assessed based on available data or validated through accelerated 
stress tests.  A common model can be applied if the packages have similar structures 
and materials.  The studies show that different AF models will be required for SnPb 
solder joints and SAC lead-free solder joints.    Second, solder bumps under power 
cycling conditions are found to follow constant rate reliability models due to varia-
tions of the operating conditions.  Case studies demonstrate that a constant rate relia-
bility model is appropriate to describe non solder joint related semiconductor package 
failures as well.  Third, the dissertation describes the rate models using Chi-square 
approach cannot correlate well with the expected failure mechanisms in field applica-
tions.  The estimation of the upper bound using a Chi-square value from zero failure 
is flawed.  The dissertation emphasizes that the failure data is required for the failure 
rate estimation. A simple but tighter approach is proposed and provides much tighter 
bounds in comparison of other approaches available.     Last,   the reliability of solder 
bumps in flip chip packages under power cycling conditions is studied.  The bump 
materials and underfill materials will significantly influence the reliability of the 
solder bumps.  A set of comparable bump materials and the underfill materials will 
dramatically improve the end-of-life solder bumps under power cycling loads, and 
bump materials are one of the most significant factors.  Comparing to the field failure 
data obtained, the end-of-life model does not predict the failures in the field, which is 
more close to an approximately constant failure rate.   In addition, the studies find an 
improper underfill material could change the failure location from solder bump crack-
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1.1 Semiconductor packages and systems 
Semiconductor packages contain electrical circuits and interconnect which form de-
sirable functional entities.  In order to have reliable and robust package systems in the 
application, mechanical structures and enhancements / protections are required.  In 
addition, the packages must provide adequate means for heat removal, since all cir-
cuits operate best at lower temperatures.  Moreover, the packages must meet the re-
quired reliability performance under the specified conditions.  The package design, 
assembly/ packaging processes, and packaging materials all contribute to the final 
reliability performance of the products.   
Semiconductor packages can be categorized into two types of platforms, lead-frame 
based or substrate based.  Small Outline Integrated Circuits (SOIC), Quad Flat Pack-
age (QFP) and Quad Flat No-Lead (QFN) packages are all lead frame based pack-
ages.  The substrate based packages include Plastic Ball Grid Array (PBGA) pack-
ages, Thermally Enhanced Ball Grid Array (TEBGA) packages and Flip Chip Ball 
Grid Array (FCBGA) packages.   The multiple interfaces in the package present a 
great challenge to manufacturing processes and reliability performance. 
Figure 1-1 shows an example of a FCBGA package with a heat spreader, while Fig-
ure 1-2 shows a cross-section view of the package.  The package consists of an organ-
ic substrate, a die, underfill materials to protect the die, flip chip bumps and solder 
balls for interconnects, a large copper heat spreader and some capacitors.  In addition, 
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a layer of thermal interface materials provides a thermal pathway between the heat 
spreader and the die.  The periphery of the heat spreader is affixed to the substrate.       
 
Figure 1-1 Images of a FCBGA package [Prismark, 2007] 
 
Figure 1-2 A cross section view of the package [Prismark, 2007] 
Besides FCBGA packages, other technologies have been widely used, including vari-
ous BGA packaging technologies using wire bond interconnects.  Figure 1-3 shows a 
simple wire bond Land Grid Array (LGA) package, while Figure 1-4 shows a more 
complicated stack-up BGA package 
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Figure 1-3 A cross section of a wire bond LGA package [Prismark, 2008] 
 
Figure 1-4 A cross section of a stacked BGA package [Prismark, 2008] 
It is obvious that package technologies can be complicated.  Moreover, their asso-
ciated assembly processes and application conditions can post many reliability chal-
lenges.  For example, the flip chip bumps can fail due to fatigue-induced cracking, the 
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silicon die can fail due to the inner layer dielectric (ILD) layer delamination, and 
there can be interface delamination and package cracking failures.  In addition, the 
advancement in packaging processes and materials will require new approaches for 
the reliability enhancement or characterization of reliability models.   In the following 
section, key factors in the structures will be described:   
1.1.1  Interconnects 
Interconnections in package systems include bonding wires, flip chip bumps and the 
solder balls/leads.  Obviously, interconnection failures will cause loss of function.    
There are many variables influencing the interconnect reliability, such as interconnect 
materials, interconnect geometry and dimensions, process defects and other packag-
ing materials that surround the interconnect.   For example, flip chip bumps can be 
made of high lead solder, eutectic solder or copper.  Different bump materials will 
demonstrate different reliability performance with the same packaging materials set.  
In addition, different bump materials might require comparable Under Bump Metrol-
ogy (UBM) structures and stack-up to achieve desired bump reliability.       
Figure 1-5 shows a C-mode Scanning Acoustic Microscopy (CSAM) image of solder 





Figure 1-5 A CSAM image of the solder bumps 
 
Figure 1-6 A close-up view of bump/UBM interfaces 
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1.1.2  Lead frames and substrates 
Lead frames and substrates can be used as carriers to connect the die to the PCBs.   
However, they will add new challenges to the reliability of the package, due to their 
material variations, the surface finishes of the contacts and dimensions/geometries.  
In addition, the trends for high density substrates and high performance will aggre-
gate the challenges.      
1.1.3  Low-k / Cu silicon technology 
With the demand for high performance and small form factor products, most ad-
vanced products are moving to low-k Cu silicon.  The tradeoff for adopting low-k Cu 
silicon is the reliability challenges associated with low-k materials and the scale down 
of the gate length and other critical dimensions.  For example, in low-k Cu silicon, 
low–k dielectric cracking and thin film delamination failures are dominant new fail-
ure mechanisms.  The adoption of low-k Cu silicon will challenge the materials sup-
pliers to come out with a compatible set of packaging materials to mitigate the risks 
in the package structure, such as the optimization of underfill materials in FCBGA 
packages.  Figure 1-7 shows the ILD cracking failures due to the interaction between 




Figure 1-7 Low-k dielectric cracking in silicon [Yang and Walls, 2007] 
1.1.4  Power dissipation and thermal profiles 
Since the number of transistors packaged in a die is now higher, the power dissipation 
has dramatically increased.  In addition, the use conditions in thermal profiling are 
more complex.  As a result, the junction temperature and reliability performance of 
the devices are affected.     
1.1.5  Package reliability prediction and the failure rate estimation 
In general, when package reliability has been discussed, it often refers to conducting 
tests such as thermal cycling (TC), Highly Accelerated Stress Test (HAST) and High 
Temperature Operating Life (HTOL), etc., for the packages.  The expectation is that 
tests will be passed based on pre-determined test conditions and durations.  Little 
8 
 
knowledge has been obtained on the reliability life in the field, or on the estimation of 
failure rate.  However, with more and more focus on reliability prediction, there is a 
need to understand the reliability life in the field, as well as the failure rate.  There-
fore, more reliability studies will be carried out in order to collect failure data and de-
velop prediction models.  The reliability assessment described in this dissertation will 
focus on the failure data collected and then, estimate the failure rate or reliability life 
under the use conditions.    
1.2  Reliability considerations in semiconductor packages 
1.2.1  Reliability concepts 
The reliability of semiconductor packages is defined as the probability of a package 
to perform its function for a given time period, under specified conditions, without 
failures.   
However, in industrial practices, the package reliability is usually judged by passing 
or failing required tests.  The activities are usually limited to conducting stress tests 
and then attempting to identify and understand the failure mechanisms, if there are 
any failures. If necessary, changes are made to the packaging materials, assembly 
processes and package designs, in order to improve reliability performance.    
1.2.2  Package failure categories 
The package failures can be classified as solder joint failures and non-solder joint re-
lated failures.  There are different ways to process the data from different failure cat-
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egories.  However, in field applications it is possible to analyze all of them with a 
similar approach.     
Solder joint failures are often, worn-out fatigue failures and usually, these are asso-
ciated with an increased failure rate.  Various life prediction models for solder joint 
reliability are developed based on simulation or empirical data.  However, there is a 
need to characterize those models, especially when there are new advancements in 
packaging materials, manufacturing processes and package designs.  Additionally, the 
accuracy of the acceleration models for the life prediction of solder joints shall be va-
lidated.  
Non-solder related package failures refer to failures not associated with solder joint 
failures.  They account for the majority of the field failures but, are not well modeled.  
Table 1-1 lists results of studies concerning common field-return failures from com-
pany A, while Table 1-2 shows the failure percentage breakdown related to the pack-
ages.  Indeed, the study shows solder joint fatigue failure is not one of the dominant 




Table 1-1 Research data based on field-return failures from Company A between 
2006 to 2007 (Yang et al., 2007) 
Failure Mechanism 
Categories 
Descriptions # of Returns % of Re-
turns 
Troubles not identified No root causes identified. 3219 27.58% 
ESD/EOS Failures due to ESD and EOS failures. 2323 19.91% 





Failures due to insufficient test cover-
age or gaps in software. 
1181 10.12% 
Customer Failures due to customer application 
set-ups or handlings. 
1178 10.09% 
Wafer Failures related to wafer fabrication 
processes. 
1092 9.36% 
Assembly Failures related to packages (reliability 




Other than those identified  152 1.30% 
Lab services Failures due to lab analysis. 100 0.86% 
Design Failures due to product design issues. 53 0.45% 
Distribution Failures due to logistics issues. 38 0.33% 
Customer services Returns due to customer service errors. 24 0.21% 
Product software Failures due to product software appli-
cation. 
3 0.03% 










and lifted wires 
32.2% Failures seen at the second stitch bonds 
on the lead frame or substrates. 
Die cracking 15.54% Die chipping, passivation cracking or 
metal traces cracking in the die. 




12.15% Die surface damage or scratch. 
Package/substrate 
cracking 
10.17% Organic substrate cracks and solder 
mask cracks. 
Others 17.23% Other failures including solderability, 
foreign materials. 
 
It should be reminded that the field failure data can be skewed, depending on the 
mainstream package types used by the companies.     
1.2.3  Reliability assessment, prediction and failure rate modeling 
One of the objectives of the reliability assessment is to understand the weakest links 
of the package and improve the reliability performance by eliminating the weakest 
links. The reliability studies will help with the collection of failure data in the accele-
rated stress tests to predict the time-to-failure, as well as the failure rates in the field 
based on the reliability models developed.     
One of the difficulties in reliability prediction is the rarity of failure data from the 
stress-based approach.  Instead of collecting the failure data, the intention is to pass 
the tests with zero failures.  In order to validate or develop the models for reliability 
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prediction, a test-to-fail approach shall be adopted.  The failure data observed in the 
stress tests will be required to understand the failure mechanism and predict the fail-
ure rate.  
The reliability and failure rate models developed can be used to; (1) understand the 
life margin of the packages in the field application; and (2) predict the failure rate in 
the field.  If necessary, the process will help reduce the failure returns in the field by 
screening out early failures.  Reliability prediction and the modeling approach will 
help save time and reduce the cost of the package and production qualification 
process. .   
1.3 Accelerated stress tests and acceleration factors (AF) 
In accelerated stress tests, high stress stimuli are applied to a package to turn latent 
defects into observable failures within a short time period.  The benefit of amplifying 
the occurrence of failures due to product deficiencies in accelerated stress testing is 
that product deficiencies become more apparent earlier in the process.  However, the 
stress applied in these acceleration tests shall not introduce failure mechanisms which 
will not normally be seen in the field applications.  In order to use the knowledge 
gained in accelerated stress testing, the failure mechanism shall be the same under 
both the stress conditions and the use conditions.  
The common stress stimuli used in accelerated stress tests are listed below: 
1. Elevated temperature. Testing a product for an extended period of time at an 
elevated temperature is probably the most common form of stress testing.  
13 
 
Marginal product designs often exhibit a temperature threshold beyond which 
the product will not function satisfactorily, and failure modes that involve 
chemical or diffusion processes can often be effectively accelerated at ele-
vated temperature.   
2. Temperature cycling.  A number of interconnection and packaging failures 
modes are stimulated by temperature cycling.  Faulty surface mount solder 
joints or weak interfaces, for example, tend to fail intermittently and will fail 
during temperature cycling.  
3. Power cycling. Turning a product on and off is a common form of stress test-
ing and is often done with or without other stress loads.  The temperature tran-
sients that occur during power-up can stimulate thermo-mechanical defects, 
similar to the thermal cycling test.  For semiconductor systems involving 
possible variable conditions resulting from an abrupt shutdown, on/off power-
ing may also reveal design deficiencies associated with ill-defined start-up 
conditions.  Power cycling can also detect certain failures which will not be 
detectable under thermal cycling test conditions, especially the thermal cycl-
ing tests without in-situ reading monitoring. 
4. Voltage variations. Varying the voltage supplied to an semiconductor system 
can reveal design margin problems and marginal performance of specific 
components.  It is often combined with testing at temperature limits to in-
crease the detection of marginal conditions.  
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5. Vibration and mechanical shock. Vibration and mechanical shock stressing 
has traditionally been used to reveal structural support problems.  In addition, 
problems with surface mount solder joints, has also increasingly been ad-
dressed using vibration testing.  Another form of mechanical impact tests is 
drop testing. 
6. Elevated humidity.  Elevated humidity testing is usually done in conjunction 
with high temperature testing to reveal problems with corrosion or high vol-
tage isolation breakdown.  
In general, the industry has adopted established test types and conditions defined in 
JEDEC test standards [JEDEC, 2004].  Examples of the reliability test conditions are 
shown in Table 1-3.    During the reliability study, the test conditions and durations 
can be selected based on the package material and use conditions.  Table 1-4 demon-





Table 1-3 Standard stress tests used in semiconductor package studies 
Test  Conditions Target failure mechanisms 
Preconditioning JESD 22A 
113 
Cracking, delamination , interconnect dam-
age failures 
Unbiased and biased 
highly accelerated stress 
testing (HAST)  
JESD22A118 Corrosion, delamination , contamination 
and migration , polymer aging failures 
High temperature sto-
rage 
JESD22A103 Diffusion, oxidation, degradation of mate-
rials properties, IMC, creep failures. 
Temperature humidity 
bias (or no bias) (THB) 




JESD22A104 Cracking, deamiantion, fatigue failures. 
Power thermal cycling JESDA105 Cracking and delamination, fatigue, materi-
al degradation failures 
Mechanical shock (drop 
test) 
JESD22B104 Cracking and delamination and fatigue, 
brittle fracture failures 
Vibration JESD22-
B103B 
Solder joint failures. Cracking and impact 
failures. 




Package, solder joint failures, cracking, and 
delamination.  
Thermal shock (TS) JESD22A106 Cracking, delamination and fatigue, brittle 
fracture failures 
Autoclave (PCT) JESD22A102 Corrosion, delamination and migration, in-
terface contamination failures 
Drop Test  JESD22-B111 Failures in the solder joints.  




Failures in the solder joints.  
Board level SJR IPC/JEDEC 
9701 




Table 1-4 Stress tests and associated failure mechanisms and models 








dation of material proper-
ties; intermetallic forma-





range and max 
temperature. 




























Fatigue; generating large 
thermal gradients; thermal 
interface material pump 
out; material degradation; 



















ture, moisture  
Corrosion; metal migration; 
dielectric material degrada-









There is a misconception that test durations are usually fixed and that the purpose of 
stress testing is to pass the test.  In contrast, the knowledge-based package reliability 
studies [Intel, 2000] [Sematech, 2000] focus on collecting failure data.  The test dura-
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tion for the qualification shall be determined based on the reliability life needs, the 
reliability models and use conditions.  The failure data collected shall be used to pre-
dict the reliability life or failure rate for similar packages in the field application.       
  By definition, the acceleration factor  for a given failure mechanism is the ratio of 
time or cycles it takes for a certain fraction of the population to fail, following the ap-
plication of stresses or use conditions, to the corresponding time or cycles with more 
severe stresses or use conditions.  The acceleration factor for a combination of stress 
factors can be the combination of AFs of the individual stress factor, as long as the 
same failure mechanisms are observed under the stress factors.   It is clear that AF 
shall be associated with certain failure mechanisms.  That is required in order to pre-
dict the reliability life and failure rate in the field condition, based on the failures ob-
served in the accelerated stress tests.  
1.4  Failure rate modeling 
With a constant failure rate, the failures are not depend on time under the use condi-
tions; those failures can be predicted by collecting the failure data from accelerated 
stress testing using random samples.   
In industrial practice, the high temperature operating life (HTOL) test is usually ap-
plied during the qualification tests to estimate the failure rate in the field, with the as-
sumption of expected failure mechanisms associated with temperature and voltage.   
Chi-square value, based on the number of failures observed from the stress tests, is 
used replace the number of failures observed.  The acceleration factor models be-
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tween the test conditions and the field application conditions are critical for the relia-
bility life and failure rate estimation in the application conditions, as well.    
When there are zero failures, the Chi-square value used in the failure rate estimation 
can still help estimate the failure rate. The hypotheses used in the failure rate estima-
tion are:  
(1) Field failures will be created by the operation voltage and temperature; noth-
ing else.  
(2) If there is no failure observed in the stress testing, then a Chi-square value of 
5.99/2 can represent the upper bound of the expected number of failures.  The 
failure rate can then be estimated using the value.  Clearly, there are questions 
raised about the approach.  
Moreover, field failures can be introduced by many stress factors besides temperature 
and voltage stresses.  There are requests from the industry to provide a failure rate 
model to reflect the field applications.   
1.5  Objectives, motivation and scope 
This dissertation will assess the reliability performance of the packages, develop and 
validate the acceleration models used in reliability prediction, and establish the failure 
rate models.   A proper approach for the component failure rate modeling will be pro-
posed.  In addition, the reliability performance and prediction for flip chip bump re-
liability under power cycling conditions will be presented.  The results of the study 
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will help guide the test strategies and predict the life time and the failure rate of semi-




2.  REVIEW OF FAILURE MECHANISMS IN SEMICON-
DUCTOR PACKAGES 
2.1  Introduction 
A failure mechanism is described as a physical process resulting from the application 
of chemical, mechanical or electrical loads and leading to failures in semiconductor 
packages.   
Failure mechanisms can be divided into two categories; overstress failures and wear-
out failures.  Overstress failures include structural overloads that might cause struc-
tural collapse, e.g. dielectric breakdown.  Wear-out failures include failures which 
cause degradation in packages over time, e.g. solder joint fatigue failures.   The fail-
ure mode is how the failure mechanism manifests itself.  It is the symptom and not 
the root causes.  A failure mode might be associated with many failure mechanisms.   
Table 2-1 summarizes common known failure mechanisms observed in the semicon-
ductor packages.  The failure mechanisms are categorized into several key groups and 





Table 2-1 Categories of failure mechanisms observed in semiconductor packages 
Failure Mechanisms  Failure Mechanism Descriptions Driving Forces Notable References 
Die cracking; thin 
film or dielectric 
cracking; passivation 
cracking. 
Failures are shown to be 
open/short failures or functional 
failures.  Failure mechanisms can 
be due to manufacturing defects, 




ture and temperature 
testing. 
[Merrett et al., 1983]; [Shirley and Blish, 1987]; [Blish and 
Vaney, 1991]; [Zelenka, 1991];[Omi et al., 1991];[Hong, 
1992];[Hu et al., 1995]; ];[Wu et al., 1995]; [Cory, 2000]; 
[Chou et al., 2001];[Nguyen et al., 2002];[Tsai et al., 2004] 
Interface delamination  Delamination of any interfaces in 
the package structure.  Interface 
delamination can happen at inter-
faces between the die and mold-
ing compound, the die and under-
fill materials, or between the me-
tallization and dielectric materials 
in the silicon or in substrates. 
Temperature cycling; 
power cycling;  tem-
perature and humidity 
testing;  mechanical 
bending test.  
[Doorselaer and Zeeuw, 1990]; [Gestel et al., 1992]; [Emer-
son et al., 1992]; [Nguyen, 1995]; [Amagi et al., 1995] 
;[Tanaka et. al., 1999];[Aihara et al., 2001];[Harvey et al., 
2001];[Davitt et al., 2001] ; [Chung et al., 2002]; [Lin et al., 
2003];[Saitoh et al., 2003];[Wei et al., 2003];[Kwon et al., 
2004];[Tsao et al., 2004]; [Kwon et al., 2005];[Braun et al., 
2006] ; [Son et al., 2007] 
Package cracking in-
cluding substrate 
cracking,  underfill 
cracking, solder mask 
cracking, mold com-
pound cracking. 
The cracks can be observed in the 
package body or internal “ele-
ments”.  Package cracking might 
be induced by interface delamina-
tion failures.  
Temperature cycling; 
power cycles; temper-
ature and humidity 
testing; mechanical 
bending.  
[Zelenka, 1991]; [Amagai, 1995]; [Dias et al., 1997];[Ahn et 
al., 2000]; [lin, 2005]; [Cui, 2005];  
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Solder joint fatigue 
failures 
Solder interconnects in semicon-
ductor packages , e.g. solder 
bumps in flip chip packages or 
solder balls in BGAs or lead 
frame solder joints. The failure 
can be seen at the joint interfaces 
or in the bulk solders. 
Temperature cycling; 
power cycling; vibra-
tion shock, other fa-
tigue tests. 
[Zelenka, 1991]; [Tu et al., 1997];[Ghaffarian, 2000]; 
];[Davitt et al., 2001]; [Lau et al., 2001]; [Zeng and Tu, 
2002]; [Choi et al., 2003]; [Pucha et al., 2004] ;[Suhling, 
2004]; [Yoon et al., 2004]; [Wang et al., 2004];[Lau and 
Dauksher, 2005] ; [zeng et al., 2005]; [Birzer et al., 
2006] ;[Braun et al., 2006]; [Pei et al., 2006]; [Davis et al., 
2007];[Lee et al., 2007] 
Wire bond failures, 
e.g.  
Any failures related to the wire 
bonding such as IMC voids and 
cracks, lifting/broken bond/heel 







power cycling and 
thermal cycling. 
[Uebbing, 1981]; [Hund and Plunkett, 1988]; [Wu et al., 
1995];[Cory, 2000]; [Park et al., 2004];  
Corrosion failures Failures associated with   mois-
ture and contaminants. 
High temperature; 
temperature  and hu-
midity test;  
[Striny and Schelling, 1981]; [Emerson et. al., 1992]; [Emer-




Damages seen at interconnects in 
the silicon or solder bumps due to 
high current density, current 




[Wu et al., 2004];[Balkan, 2004]; [Shao et al., 2004]; 





It shall be reminded that multiple failure mechanisms can happen to one type of pack-
age technologies.  Typically, only a couple of them will be dominant.   Examples of 
failure mechanisms observed in BGA packages under the same stress factors is shown 
in Table 2-2.   
Table 2-2 Failure mechanisms possible seen in BGA packages 
Failure Mechanisms Root causes Possible areas 
Thermal mechani-
cal stresses  
CTE mismatch among 
different materials; 
temperature changes.  
 
Flip chip joints, e.g. bumps 
Flip chip underfill interfaces. 
Die attach, mold compound, sub-
strate interfaces.  
2
nd
 level BGA solder joints 
Delamination and loss 
of adhesion at interfac-
es 
Device to underfill to substrates 
Solder masks to substrate 
Overmold or glob top  to  device 
Heat spreader  interfaces 
Metal circuit fatigue Substrate metallization  lines; PTHs 
and micro-vias 
Bonds, e.g. wire bonds 




Corrosion and loss of 
adhesion strength 
 
 die, bond pads, circuits, and bumps 
Dendrite, corrosion product growth 
Metal depletion into solution 
Oxide film growth 







Electrical and thermal degradation 




   
2.2 Key failure mechanisms of semiconductor packages 
Semiconductor packages have evolved for years in design, form factors, materials and 
manufacturing processes.   However, not all of the developments improve the reliabil-
ity performance of the packages.  In contrast, many of them raise significant reliabili-
ty challenges.    
For example, low-k dielectric materials used in silicon devices are mechanically weak 
and post risks of dielectric cracking failures.  Lead-free solder alloys require higher 
processing temperatures, which will affect the package reliability requirements as 
well.  The selection of underfill materials will affect the solder bump failures and 
then, possibly, ILD cracking failures.  New failure mechanisms will emerge with the 
new design and materials.  The manufacturing processes for the new technologies 
will always raise defects and reliability issues.  
Several key failure mechanisms observed in packages will be described in this sec-
tion.  
2.2.1  Wire bonding failures 
Figure 2-1 shows an image of wire bond interconnects used in a lead frame based 
package.  The close-up ball bond and wedge bond are shown in Figures 2-2 and 2-3.  
The diameter of Au bonding wires is approximately 0.8 mil for a pitch of 25-30 µ m.    
When a wire or a bond is subjected to repetitive stresses, it will eventually fail.   For 
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example, thermal cycling stress will flex the wires and introduce the damages on the 
wires and the area where the bonding process occurs.  
 
Figure 2-1 An image of wire bond interconnects [Yang, 2007] 
 




Figure 2-3Wedge bond in wire bonding [Yang, 2007] 
The failure mechanisms associated with the wire bonding interconnects include bro-
ken bonds, lifting-off bonds, broken wires and heel fracture failures.  A crack proro-
gation at the wedge bonding heel is shown in Figure 2-4, which can lead to an elec-
trical open failures.  The ball bond fracture is a result of either tensile or shear forces 
induced by thermal stress and will cause lift-off bond failure (as shown in Figure 2-
5).  
[Heleine et al., 1991] reports that the weakest link in wire interconnects is usually at 
the heel of the bond.   [Uebbing, 1981] observes that the interface delamination be-
tween the molding compound and the die in the package will induce wire failures.  
The degradation of the bonding strength due to excessive intermetallic compound 
(IMC) formation is key to some of the wire bond failures.   [Khan et al., 1988] reports 
that the presence of halogenated organic residues in the molding compound, will 
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cause increased gold-aluminum wire bond failures through the degradation of the in-
termetallic compound.  [Park et al., 2004] shows that the lifetime of Au-Al bonding 
will be affected by contamination from other packaging materials, as well.  
 
Figure 2-4 Wedge bonding failure (fracture failure seen in the heel) [Yang, 2007] 
 
 
Figure 2-5 Ball bond interface cracking (failure at TC 1000 cycles) [Yang, 2007] 
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2.2.2 Die cracking failures (e.g. passivation cracking, ILD cracking) 
Die cracking failures are commonly reported failure mechanisms in packages.  A high 
percentage of die cracking failures is due to the defects in the silicon, coupled with 
the high stresses generated during the application or testing.  The defects, usually in-
troduced during wafer manufacturing, wafer back grinding and wafer sawing, can act 
as starting points for die cracking failures.  [Chou, 2001] discusses silicon design and 
layout schemes such as the metal densities, the passivation and low-k materials used 
will aggregate the cracking risks.   The pre-existing cracks can cause a catastrophic 
event.  For example, micro-cracks at the die top surface can propagate vertically to 
cause active circuit damages.   Edge cracks induced from the wafer sawing process 
are most likely to propagate at the corners of the die or arrive at inner layer dielectric 
or thin film layers inside the silicon.   
The die-attach fillet height or the underfill fillet height will generate high stresses, 
which will cause die cracking failures under thermal cycling conditions.  The package 
material selection will contribute to the die cracking failures as well.    [Michaelides 
and Sitaraman, 1999] emphasize that the underfill materials do transfer the thermal 
stress from the solder bumps to the chip, substrates and other components in the 
packages.   Die cracking (including metal deformation and ILD cracking) failures are 
also associated with the encapsulation and underfill materials and silicon technologies 
used.   For example, high Tg underfill materials in flip chip assembly will cause low-
k die cracking failures, due to their higher modulus and high warpage generation.  In 
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contrast, a low Tg underfill material will have lower modulus and will thereby, re-
duce the risks for die cracking failures.  
Figures 2-6 depicts a die cracking failure observed in the die surface.  Figures 2-7 and 
2-8 show low-k dielectric cracking in the silicon.    
 
 








Figure 2-8A close-up view of low-k dielectric cracking [Yang, 2007] 
 [Merrett et al., 1983; Marcyk and Kudva, 1989] mention localized passivation tracks 
on the die, which are associated with passivation defects from the wafer manufactur-
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ing process and are the primary reason for early product failures.  In this case, optimi-
zation of die thinning and die polishing processes is recommended, in order to reduce 
the chance of die cracking.  [Kessel et al., 1984] emphasizes that an un-optimized die 
attach process can introduce die cracking failures.   [Yang and Bernstein, 2008] de-
scribe the die-edge defects induced during the wafer sawing process, as one of the 
reasons for product early failures.  [Amagai et al., 1995] finds chip backside contami-
nation is found to be a primary driving force for cracking/ interface delamination fail-
ures after 85 
o
C/85%RH testing.  In addition, the height of die attach fillets signifi-
cantly influences the stresses on the die edge and is found to help extend initial cracks 
at the edges of the silicon.  [Hu, 1995] provides a good tolerance of defects by limit-
ing the board thickness to less than twice of the die, in order to prevent die cracking 
failures.    
Hydrostatic stress is known to be the driving force for stress voiding and the Von 
Mises stress is the force for plastic deformation.   The voiding influences the occur-
rence of cracking, however, the cracking does not influence stresses induced voiding 
failure.  If the void growth occurs close to the potential crack failure area, the proba-
bility for crack nucleation will be increased.  Voiding changes stresses in all direc-
tions, especially inside the potential crack nucleation area, whereas crack propagation 
due to a planar like shape does not relax in potential void location [Orain et al., 2006]. 
Temperature cycling will accelerate the interlayer dielectric cracking failures.  
[Nguyen et al., 2002] describes the thin film cracking as due to the thermal expansion 
mismatch between silicon substrates and thin films under the loads of fast tempera-
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ture cycling.  [Syndergaard and Young, 1994] observe metallization cracks near the 
die corner under the temperature cycling testing.   The damages start to occur when 
the plastic starts to delaminate from the surface of the die.   [Tsai, 2004] concludes 
that cracks initiated at the edges, from bending stresses on the die are due to CTE 
mismatch between the die and the substrates, can cause the die cracking failures.  In 
addition, increasing substrate thickness and /or reducing die thickness, is one of the 
most effective approaches to prevent die from cracking [Han, 2001].  
2.2.3 Package cracking failures 
Package cracking failures include the fracture failures in the package body, excluding 
the die and the solder joints.  The failures can be introduced from stresses generated 
during the package assembly processes, from a defect in the substrates, from the 
packaging materials used, and from application conditions.  The thermal mismatch of 
packaging materials can be large enough to make the interfaces package susceptible 
to the cracking.   The cracks can start at various interfaces, including die top surface 
and molding compound interfaces and die attach/lead frame or substrate interfaces, 
including interfacial layers in the substrates.  The cracked package is susceptible to 
corrosion and contamination failures from the migration of external ions along the 
surface of cracks, which are also the direct cause of package and product failure.  In 
many cases, the package cracking is closely associated with interface delamination 
failures.   
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Figure 2-9 demonstrates a package cracking failure after temperature cycling tests.  
The delamination will generate stress at the die corner and initiate the crack at that 
corner. The picture on the left shows a CSAM image picking up the die corner fail-
ure, while the FIB picture on the right shows the thin film delamination and the pack-









Figure 2-10 Package cracking (molding cound cracking) [Yang, 2007] 
 [Azimi, 1997] observes that package cracks most often originate under the die, near 
the corners of traces and under solder bump pads on the C4 side of the OLGA pack-
age.  [Dias et al., 1997] reports metal line breaks due to cracks in the flip chip organic 
substrates layers under the temperature cycling test.    [Saitoh et al., 2003] reports 
package resin cracking, induced by the interface delamination at the interface of the 
die pad.  The cracking direction tends to become perpendicular to the bottom surface 
of the package as the interface delamination extends.  [Ray et al., 2003] describes that 
the cracks in the resin layers can propagated to damage the traces underneath the BC4 
layers of FCBGAs.    
The curing of the mold compound is one of the most stringent processes for the relia-
bility of the packages.  The large stresses initiated from the bottom corner of the pad, 
with a max distance from the neutral point (DNP), drive the cracks to propagate to-
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ward the middle of the substrate.  The high stress is induced by high CTE mismatch 
and cure shrinkage of the molding compound.   
Cracks in most materials tend to be tensile driven and the high tensile stress will lead 
to fracturing in areas of high stress concentration.  Reducing the stress concentration 
points and improving the interface adhesion will help prevent cracking failures, as 
will process and design modifications.  
2.2.4 Interface delamination failures 
Because package structures involve many interfaces, interface delamination failures 
are always one of the primary failure mechanisms observed.  Interface delamination 
failures can be described as the separation of any interfaces in the packages, due to 
loss of interface adhesion strength, voids and other damage to interface structures.   
Interface delamination failures can elevate package cracking, as well as die cracking 
and wire bonding failures [Chee et al., 2006; Doorselaer, 1990; Saitoh et al., 1997; 
Kwon et al, 2004].    
There are many driving forces that cause interface delamination failure including 
moisture, hydro-thermo-mechanical stresses and tensile stress loads.  High tempera-
ture, higher thermal mismatch and higher shear forces at the interface, combined with 
a loss of interface adhesion strength, all lead to an increased delamination rate.  With 
the adoption of low-k dielectrics, the interface delamination failure has become a ma-
jor reliability concern.  Figure 2-11 shows an example of delamination failure be-
tween the molding compound and the substrate surface in a BGA package.  The sepa-
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ration interface is between the die attach adhesives and the substrate.  Figure 2-12 
shows the delamination at the thin film interfaces inside the silicon.  The delamina-
tion interface is at the layers of metal 1, in the silicon metallization stack-ups.  
 
Figure 2-11 An example of a interface delamination failure seen in the package[Yang, 
2007] 
  
Figure 2-12 Delamination at ILD after moisture sensitivity tests [Yang, 2007] 
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Moisture and temperature conditions strongly influence interfacial adhesion. [Merrett 
et al., 1983] reports that the dependence of interface delamination failures on the rela-
tive humidity (RH) and temperature.  [Ferguson & Qu, 2002; Aihara et al., 2001] 
mention that the resistance to delamination and subsequent cracking failures will be 
improved by lowering moisture absorption and improving interface adhesion.  
[Chung et al., 2002] indicates that a compound system with higher moisture uptake 
will result in poor reliability.   [Tanaka et al., 1999] describes that the change in de-
lamination-occurrence temperature in the package is corresponded to the change in 
the true adhesion strength due to the moisture absorption, so do the residual stress and 
the stress intensity factor.   [Li et al., 2007] describes that delamination in the dielec-
tric film stacks is associated with the moisture absorbed which will weaken the chem-
ical bonds within the dielectric film and reduce the interfacial strength and the hy-
groscopic stresses. 
[Braun et al., 2006] finds that temperature cycles conditions with higher upper and 
delta temperatures lead to an increased area of the interface delaminated for the flip 
chip packages at the chip/underfill interface, and introduce the cracking of solder 
bumps and electrical failures.   Larger thermal stresses at the die surface for the lead-
free solder package is observed, as compared with the high lead and leaded eutectic 
solder package.   
[Kwon et al., 2005] discovers that underfill materials with high CTE and low mod-
ulus, exhibit significant interface delamination failures, which initiate at the edge of 
silicon die under thermal cycling conditions.  [Chen et al., 2006] reports delamination 
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failures, caused by poor interface adhesion and high low-k shear stress on a multi-
layer Cu silicon of a build-up substrate structure.  Underfill materials can dramatical-
ly affect the interface delamination.  Low-k cracking is found to be associated with 
underfill materials.     [Wang et al., 2005] proves that increasing the CTE of the un-
derfill materials enhances the thermal mismatch between the underfill and solder 
bumps however, it also increases the crack driving force for low-k interfacial delami-
nation under the critical solder bumps.  [Zhai et al., 2006] showed in his study that the 
presence of the underfill fillet formed at the die periphery plays an important role in 
the delamination at the die corner or the die edge.  
[Tsao et al., 2004] presents the results that a molding compound with the right CTE 
and modulus combination can help eliminate the delamination failures for the low-k 
ILD failing at the chip corners.  The metal peeling found at the die edge is the initial 
point of delamination.  The lower modulus of low-k dielectrics will result in a higher 
crack driving force.  The corner delamination is less sensitive to the modulus of the 
ILD materials, than the near-bump delamination.  
[Lin et al., 2003] finds the die attach voids make it easier to introduce the delamina-
tion initiation at the edge of the die attach paste, due to a high stress concentration 
and low adhesion strength.  However, the delamination failures can be controlled by 
reducing the die-attach voids and enhancing the interface adhesion strength [Lin et 
al., 2003].   [Lee et al., 2007] reports a tall die attach fillet height is sighted in the re-




[Wang et al., 2004] describes the interfacial delamination failures of low-k structures 
as associated with increasing die size in a package.  Packaging effects are varied 
when different low-k materials are used, as the high modulus of low-k materials is 
less dependent on the packaging materials.   
Figures 2-13 shows additional interface delamination failures observed in the flip 
chip packages.      
 




2.2.5 Solder interconnect failures 
Solder connections are everywhere in semiconductor packages and assemblies.  Sold-
er interconnects are typically formed by tin-lead solder alloys, with or without small 
additives such as Cu, Ag or In between the die and substrates or between the sub-
strates and PCBs.  Figure 2-14 shows the solder bump connections at flip chip level 
and the BGA joints at the second level of interconnections. 
 
Figure 2-14 Solder interconnections in semiconductor packages [Prismark, 2007] 
The stress and strain in the solder joint are a result of the global mismatch of the coef-
ficient of thermal expansion (CTE) between package and substrates and the total CTE 
mismatch between solder and copper pads/leads.  The thermal mismatch during ther-
mal cycling causes fatigue failures in solder joints.   
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The thermal fatigue performance of solder joints will depend on a number of parame-
ters related to solder materials, pad surface finishes, interface compound thickness 
and microstructures, the geometry of the solder joints, key design rules, and the man-
ufacturing  e.g., cooling rate or ramp rate during reflowing process.  [Qi et al., 2004] 
reports that solder joints with the highest cooling rate showed the worst reliability in 
fatigue life for lead-free solders.  Besides the thermal-mechanical fatigue failures, the 
mechanical impact on the solder joint becomes a major issue for the semiconductor 
industry, due to the ever increasing popularity of portable electronics and the transi-
tion to lead-free solders.  Figure 2-15 shows a solder bump failure structure and Fig-
ure 2-16 shows a solder ball connection failure.   
 




Figure 2-16 A second level solder joint failure [Freescale, 2004] 
 [Chan et al., 1997; Tu et al., 1997; Gupta, 2004; Kim et al., 2005] observe that the 
solder cracks formed during cycling testing, were initiated and propagated along the 
IMC  and solder joint interface.  Thicker intermetallic layers in the joint will result in 
shorter fatigue lifetime.  It is obvious that the presence of an IMC layer will help in-
itiate cracks and affect the fatigue lifetime of solder joints.  A thicker IMC layer will 
also provide void sites for crack initiation and paths of the cracks.  However, [Arul-
vannan and Chong, 2006] indicate that IMC thickness under control can have no im-
pact on the reliability of the solder joints.  In addition, the peak reflow temperature 
has little impact on solder joint life.  Rather, intermetallic layer thickness is sensitive 
to the reflow profiles employed.   
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 [Chen et al., 2007] reports that smaller solder mask openings, when compared to a 
larger solder mask opening design, can change the thermal fatigue failure site, from 
the package size to the board side.   [Lin et al., 2002] reports that under a high cycle 
vibration load, the BGA solder joint cracks always start at the inner corner of the 
component side, while secondary cracks always start at the outer corner of the joint 
and show up at the solder/Ni interface at component sides.  The delamination between 
the solder mask and solder joint gives impetus to the development of the cracking.   
[Adamson, 2000] presents that the number of cycles to failures drops significantly as 
the package size increases.  In addition, large ball sizes or solder joints with a higher 
aspect ratio, survive a large number of thermal cycles.  [Toisishiraporn et al., 2007] 
reports that solder joint failures are related to the location of the joints on substrates 
or on the PCBs.  The sacrificed solder joints (redundant interconnections placed in the 
vicinity of high stress areas) will accelerate stress in material and cause early failure 
of the live solder joints.  When the corner solder joints are removed, the reliability of 
the package is increased.  [Li et al., 2009] discloses that diagonal solder interconnec-
tions beneath the die edge, are the most critical.  Both thermal shock and power cycl-
ing will accelerate the same failure mechanisms, but power cycling has an absolute 
fatigue life that is 2-3 times longer than that of thermal shock.   
[Xia et al., 2007] describes research results showing that assemblies with OSP finish-
es outperform their ENIG counterparts under temperature cycling conditions.  How-
ever, under drop tests, ENIG assemblies reveal better reliability performance, than 
those with OSP finishes.  Under drop test, solder joint fractures in the IMC layer in-
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itiate in the bulk solder and under temperature cycling, initiate near the interface.   In 
the case of the ENIG, the propagation of crack is along the device/solder interface, 
while in the case of OSP, the crack extends parallel to the solder /PWB interfaces.  
When  two levels of solder joints are available, as seen in flip chip packages, a tra-




 level interconnects is moderated by the 
thermo-mechanical properties of the underfill material.  Interface adhesion is the rele-
vant parameter determining the solder bump life.  In addition, assembly warpage is a 
potentially limiting reliability design factor.  The considerations of the underfill prop-
erties are listed in Table 2-3.  
Table 2-3 Critical properties for underfill materials 
Property Preferred direction Comments 
CTE Generally matching the 
solder bump 
Mismatch to the solder CTE will im-
pose axial strains during cyclic stress 
Tg Generally higher is better While higher Tg generally improved 
thermo-mechanical stability, however, 
it also tends to impose a higher war-
page strain.  
E (modulus) Generally lower is better Higher modulus improves mechanical 
coupling between chip and carrier, it 
will also tend to impose a higher war-
page strain and cause low-k cracking.  
Adhesion Higher is better Adhesion fracture toughness of both 
chip to underfill and underfill to carri-
er need to be high.  
 
With more and more components classified for portable applications, dynamic loads 
will have a significant effect on the fatigue life of solder connects.  The cracks in-
duced by vibration fatigue are created in metal compound layers or nearby solder ma-
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terial.   [H. Wang et al., 2004] observes the solder joints’ fatigue life in mechanical 
load is connected with the mass of the chips, the stiffness of the chips and the shape 
and number of solder joints.  Under drop impact conditions, [Jang et al., 2007] reports 
that while intermetallic thickness, itself, is not a critical factor, it can affect adhesion, 
due to the different solder reaction rates. 
Reliability performance and failure mechanisms of lead-free package, under tempera-
ture cycling conditions and drop testing loads show different failure trends than 
leaded counter parts.  [Cavasin et al., 2007] observes that the board level performance 
of eutectic Sn-Ag(Sn-3.5Ag) solder  under thermal cycling conditions is better than 
that of eutectic SnPb solder.    
[Chen et al., 2007] reports that SAC305 solder alloys are found to have the best dura-
bility during the cyclic bend test, while the SnPb solder is the strongest during mono-
tonic bend tests.  [Wang et al., 2007] observes that the high-cycle fatigue performance 
of the SAC solder system under vibration loading is much better than the SnPb solder 
system.  [Pandher et al., 2007] shows a negative effect of a Bi addition to SAC 305 
and SAC205, in terms of drop test performance.  A combination of Ni and Cr offers 
high drop shock reliability and excellent tarnish resistance.  The best combination of 
properties is demonstrated for modified SAC105 with 0.05%Ni +0.03%Cr.  [Mattila 
et al., 2007] concludes that the drop reliability decreases with increasing temperature, 
and that the joints on a Cu/OSP PWB finish are more reliable than those on NiAu sur-
face.   In addition, at elevated temperature, SAC solder alloys are is the most reliable 
alloys.   [Kim et al., 2007] performed a detailed study to compare the performance of 
46 
 
various SAC alloys.  The results show SAC 105 alloy performs better under drop 
load, as compared to SAC405 alloys.  However, the failure modes are different.  For 
SAC 405, the majority of the failures occur through IMC layer and minor failures oc-
cur at bulk solder.  For SAC105 solders, cracks propagate through bulk solder more 
often than through a brittle IMC layer.  
Regarding solder joint reliability performance, both board and package interface 
cracking failures can be observed with increasing number of cycles.  Failure mechan-
ism differences can be explained either by global or local stress conditions.  
2.2.6 Electromigration failures 
Electromigration is an open-circuit failure mechanism precipitated by metal trans-
ports in an interconnection metallurgy.  The electro-transport rate increases as the 
current density increases.  Traditionally, electromigration is a very low risk failure 
mechanism for semiconductor packages due to the large dimension scale involved, as 
compared to metallization in silicon technology.   However, with the current require-
ment for high performance devices and small form factor packages dimensions of in-
terconnects in packages are becoming smaller and power and current density are in-
creasing.  As a result, there is a high potential for electromigration failures in solder 
bumps.    
Another immerging failure mechanism associated with electromigration is thermo-
migration, which is thought to be a more benign mechanism, much rarer than elec-
tromigration.  Thermo-migration coupled with electromigration failures will cause 
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serious reliability issues.  Whenever the direction of thermo-migration and the elec-
tromigration are the same, the damages will be very severe.  When the direction of 
the thermo-migration and electromigration are opposite, less damage will occur. 
For the package level electromigration study, special test structures are usually de-
signed to generate electromigration stress failures.   Figure 2-17 shows a test structure 
consisting of a flip chip solder bump and high density interconnect (HDI) boards, 
containing at least one sense bump and stress bump in the circuit.  
Figure 2-18 shows the degradation of the solder bumps/joints under electromigration.  
Depending on the direction of the current flow, cracks formed due to electromigration 
can be observed on different interfaces. 
 






Figure 2-18 Solder joint cracking due to electromigration [ Su et al., 2005] 
 
[Basaran et al., 2005] studies the void nucleation and growth in solder joint interfaces 
during current stressing.  The Ni UBM –solder joint interface is the preferred site of 
void nucleation and growth.  The contaminants in the interface help accelerate the 
void nucleation process.  The structural damage at the region of UBM and 
UBM/bump interfaces is shown in the form of solder cracking or delamination.   
Two key factors to note when observing the electromigration behaviors of flip ship 
packages are the current crowding and Joule heating.  Damages that initiate in the 
bump fracture or solder voiding at solder/UBM interface are a result of a current 
crowding, which is also the primary failure mechanism of flip chip interconnects.  
Bump temperature has more significant influence on bump failures than current den-
sity.  [Lee et al., 2007] confirms that very high current density conditions lead to se-





[Wu et al., 2004; Wu et al., 2006; Ha et al., 2009] demonstrate that Sn5Pb95 solder 
bumps are observed to have higher failure resistance than eutectic Sn63Pb37.  SAC 
solder alloys have higher resistance to failures, as compared to eutectic solder alloys.  
Pb is found to be the dominant diffusion species and migrates along the electron flow.  
Cu doped SnPb bumps show an improved electromigration resistance over eutectic 
SnPb interconnects.   
[Ding et al., 2005] studied the impact of UBM structures on the electromigration.  He 
finds that Ni-UBM has more resistance to EM failures than Cu-UBM.   The Cu 
UBMs’ failure mechanism is temperature dependent.   At high temperature, the Cu 
UBM dissolves continuously, while at low temperature, open failures are caused by a 
crack formation at the Cu3Sn/Cu6Sn5 interface, with little damage to the UBM.  The 
electromigration life of Pb-free solder is found to be much better than that of the eu-
tectic solder, but worse than that of the high lead solder at the same temperature.  Al-
so, [Kwon and Paik, 2007; Wu et al., 2004; Nah et al., 2007] show that Ni-P UBM 
thickness is effective to enhance electromigration reliability; a thicker UBM layer 
will delay an EM failure and prolong the MTTF.  The failure mechanism is described 
as the formation of IMC layers (Cu6Sn5) with increased current stressing, and the dis-
solution of Cu6Sn5 IMC into the solder region under increased current stressing.     
[Shao et al., 2004] finds that electromigration failures on anode/chip side and large 
(Cu/Ni)6Sn5 IMC are mostly observed on the interface of the UBM and the solder 
bump.  Nickel atoms are migrated by a electron flow from the substrate side to the 
chip side to form the (Cu, Ni)6Sn5 IMCs.  [Jen et al., 2009] studies the void formation 
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of the lead free solder bump connections in flip chip packages under current crowding 
and high temperature environments.  The voids, which are due to current crowding, 
initiate at the corner and are located at the interfaces of UBM/IMC and IMC/solder 
interfaces.  All failures are attributed to the propagation of voids along those interfac-
es at the cathode chip side of bumps with downward electron flow.   [Lai and Chiu, 
2007] report that the solder joint with a greater Cu weight has a longer electromigra-
tion life under low current stressing with Ti/Ni(V)/Cu UBM structures.   
2.2.7 Corrosion failures 
Corrosion failures can be defined as the reaction of a metallic material with its envi-
ronment; the process of chemical or electrochemical degradation of metallic intercon-
nects.  The rate of corrosion depends on the component materials, the availability of 
an electrolyte, and concentration of the ionic, the geometry, the environmental condi-
tions and the local electric field.  
For semiconductor packages, corrosion failures occur when the devices are in the 
presence of moisture and contaminants.   Bond pad corrosion is most common when 
the die passivation does not cover the metallization in the bond pad locations, while 
internal corrosion is attributed to weakness or damage in the die passivation, permit-
ting moisture to reach the metallization.    
Three industry standard tests are used to accelerate corrosion failure mechanisms, in-
cluding 85 
o
C/85%RH (TB), autoclave (PCT) (120 
o
C/100%RH) and HAST (130 
o
C/85%RH).     
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[McGarvey, 1979] reveals that process defects are one of the key reasons that failures 
occur under corrosive environment.  [Gestel et al., 1992] reports the adhesion be-
tween die surface and mold tends to diminish in environments with higher tempera-
ture and humidity.   Moisture which penetrates in the interconnection layers of the 
delaminated area causes corrosion on the pads.  As a result, bond pad corrosion fail-
ures and bond lift failures are observed under HAST test conditions.  [Emerson et al., 
1992; Tran et al., 2000] report that passivation materials are critical for the prevention 
of HAST corrosion failures. [Tan, C.W., et al, 2002] observes stress corrosion crack-
ing failures at the interface of Cu-Al under PCT test conditions.  
2.3 Summary 
In this section, several key categories of failure mechanisms observed in semiconduc-
tor packages are discussed.  The failure mechanisms are not independent; they might 
interact with each other or be introduced by one another.   For example, interface de-
lamination failures can introduce die or package cracks failures.  In addition, failure 
mechanisms can be induced by the same stress stimulus.   
As mentioned previously, some failure mechanisms occur in accelerating stress con-
ditions, which might not show up under use conditions.  Those failure mechanisms 
will be invalid as predictors of failure rate in the use conditions.  One of the most im-
portant factors considered in reliability study is to understand the use conditions and 




3. FAILURE/LIFE MODELS USED IN SEMICONDUCTOR 
PACKAGES 
The purposes of reliability assessments include (1) understanding the physical or 
chemical phenomena causing the failures. (2) improving the design and optimize the 
materials to improve reliability performance, (3) collecting failure data to describe the 
statistical distribution of failures and, (4) predicting the reliability and failure rates in 
the field applications.  In order to predict the reliability performance under various 
conditions, failure/life models are required.  
Different failure mechanisms might need different models to describe the failure cha-
racteristics and for reliability prediction.  For example, the models describing failure 
distributions with a constant failure rate will be different from those describing wear-
out failures, which are inherently related to the materials, the design of the package 
and its manner of application.  Wear-out failures generally will demonstrate an in-
creasing failure rate and are dependent on time in the field.     
Two different stress models are often used in calculating the reliability and the time-
to-failure of semiconductor packages.  One, is the inverse power law model and the 
other, is the Arrhenius model. 
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 3.1 Introduction 
3.1.1 Inverse power law (IPL) model 
IPL model is a flexible model for the expected number of failures in the first t hours,
)(tt f , shown as    
0,)( >= baforattt bf        (3.1) 
Coffin –Manson model is an example of IPL models.  The unknown parameters in the 
IPL model are the constants (a and b).  A summary of the constant b in the literature 
is summarized in Table 3-1.  The parameters vary with the materials used and the 




Table 3-1 Exponent parameters b used in IPL models 
Authors/Sources Mechanism/materials Exponent  b 
Norris & Landzberg, 1969 Solder (95Pb5Sn) 1.9 
Kotlowicz, 1989 Solder (37Pb63Sn) 2.27 
Li et al., 1991; Hall, 1991; 
Ju et al., 1994 
Solder (37Pb63Sn) 1.2  to 2.7 
Scharr,1991 Cu and lead frame alloys 2.7 
Dittmer et al., 1995 Al Wire bonds 3.5 
Dunn & Mcpherson,1990 Au4Al fracture in WB 4.0 
Peddada & Blish, 1993 Delamination/bond failure 4.2 
Blish, 1997 Au wire down bond heel 
crack 
5.1 
Zelenka, 1991 Interlayer dielectric crack-
ing 
5.5+/- 0.7 
Hagge, 1989 Silicon fracture 5.5 
Cui, 2005 Substrate via cracking 4.2 
Chen and Mencinger, 
2000 
 cracking in substrates 1.25 
Dunn and Mcpherson, 
1990 
Si fracture 7.1 
Blish, Vaney [1997]; 
Chen and Mencinger, 
2000 
Thin film cracking 8.4 
6.0 
Intel, 2000 NA 3.0-10: Brittle 
materials 
1.5-2.5: Ductile 
1-2: Hard metal 
 
3.1.2 Arrhenius models 
The Arrhenius model is used to model the impacts from temperature on failure me-






/−=            (3.2) 
It is obvious that the activation energy Ea has significant effects on the time-to-failure 
estimation.  However, there are risks using the typical Ea value, which might not 
represent the devices of interest [Lall, 1996].  Instead, the activation energy aE  shall 
be calculated based on the experimental data.    
Through the years, a large amount of experimental data has been accumulated for the 
activation energy  aE  of various failure mechanisms, as shown in Table 3-2.    
Table 3-2 Activation energy (Ea) values [Blish et al., 1991, 1997, 2000] 








0.70 eV Temperature; t∆  









Passivation defect failure 0.79eV; 0.56eV Temperature, RH 
Solder electromigration 0.64 eV-0.72eV 
(Cu UBM); 1.03 
eV-1.11 eV(Ni-
UBM). 
Current  and tem-
perature 
Inter layer dielectric (ILD) 0.68eV  t∆  
Micro cracking 0.4 eV-0.95 eV t∆  
Thermal interface degrada-
tion 
0.45eV Temperature and 
humidity 




3.2 Description of reliability models 
An accelerated test model is usually developed entirely based on curve fitting of fail-
ure data.  The models typically associate the reliability performance with the stress 
factors, such as temperature, voltage or temperature gradient.   Failure data will be 
characterized by Weibull, lognormal or exponential distributions.  
3.2.1 Arrhenius-Weibull models 
If the product life data had a Weibull distribution at an absolute temperature T, an 
Arrhenius-Weibull model can be developed.  The Weibull shape parameter β in the 
model is a constant (independent of temperature).  The natural Log of the Weibull 
characteristic life )(Tη  is a linear function of the inverse of an absolute temperature 





γη +=         (3.3) 
The parameters ,, 10 γγ and β are the characteristics of the packages and test methods, 
and are estimated from the test failure data. 

























































exp1),(   (3.4) 
A high β value corresponds to a narrow distribution of Ln   life and a low β value 
corresponds to a wide distribution of Ln  life.  
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3.2.2 IPL-Weibull model 
If the life time of the package has a Weibull life distribution whose characteristic life 
is a power function of stress, an IPL-Weibull model can be used.  The model will as-
sume that,   
a. at stress level U, the product life has a Weibull distribution 
b. the Weibull shape parameter β is a constant 






η eU =          (3.5) 
The parameters ,, 10 γγ and β are characteristics of the packages and test me-
thods, and are estimated from the failure data. 
The cumulative life distribution can be expressed as 
























−−=    (3.6) 
  
3.2.3 Arrhenius-Exponential models 
The Arrhenius –Exponential mode is a special case of the Arrhenius-Weibull model 
with a shape parameter of 1=β , with the assumptions below 
 a. at any absolute temperature T, the lifetime has an exponential distribution 
 b. the natural log of the mean life  θ is a linear function of the inverse of T,  
The model can be expressed as   
[ ] ( )TTLn /)( 10 γγθ +=         (3.7) 
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Model parameters 0γ and 1γ are characteristics of the product and test methods and 
are estimated from the data.   
At absolute temperature T, the cumulative distribution function is  
[ ] [ ]{ })/(expexp1)(/exp1);( 10 TtTtTtF γγθ −−−−=−−=   (3.8) 
3.2.4 IPL-Exponential models 
The assumptions of the IPL- exponential model include 
 (1) at any stress level U, the lifetime has an exponential distribution and  
(2) the mean life θ is an inverse power function of U.  
The model can be expressed as 
10 /)( γ
γθ UeU =          (3.9) 
Model parameters 0γ   and 1γ are characteristic of the product and test method. )(Uθ
can be plotted as a straight line on log-log paper.   
The failure rate θλ /1= is a power function of U, and can be shown as 
10)(
γγλ UeU −=         (3.10) 
At stress level U, the cumulative distribution function can be expressed as 
]exp[1)](/exp[1);( 10




3.3 Acceleration factor (AF) models  
The acceleration factor (AF) is defined as a ratio of a degradation rate at an elevated 
stress level relative to that at a lower stress level, or as the ratio of times to failure.  It 







use ==    (3.12) 
Typically, the AF is failure mechanism specific.  For one specific failure mechanism, 
the acceleration factor is the product of the acceleration factor for individual stress 
factors, shown in the following format,  
......VT AFAFAF ×=        (3.13) 
For an AF with multiple failure mechanisms, every failure mechanism will be identi-
fied and its unique AF will be calculated for each mechanism at given stress factors, 
using Eq(3.13).   The overall AF can be expressed based on the failure rate models.  
The details will be discussed in later chapters.   
The true task of the reliability modeling is to estimate an appropriate value of the AF 
based on the expected /observed failure mechanisms that will occur in the field.  In 
the following section, some examples of AF models are shown.  





















exp       (3.14) 
(b) AF due to voltage stress 
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[ ])(exp testuseV VVAF −= ψ       (3.15) 















=∆         (3.16) 













=         (3.17) 
As mentioned above, the acceleration factor of a single failure mechanism, under var-
ious stress factors can be the product of the acceleration factor for individual stress 
factors, as described in Table 3-3.   This is only true when there is one common fail-
ure mechanism.    
The accuracy of the AF models depends on the model parameters.  However, in many 
applications, the AF models adopt historical data, which might not be accurate, espe-
cially with advancements in the material development processes.  In many conditions, 




Table 3-3 Acceleration factor under various stress factors [JESD91A, 
2003][JEP122C, 2006] 
Stress Tests Acceleration factor model 































































































































3.4 Acceleration factors for multiple failure mechanisms 
[Qin and Bernstein, 2005] discusses the needs for total acceleration factors of mul-
tiple failure mechanisms and proposes an acceleration factor for multiple failure me-
chanisms in the following format 
...2211 ++= AFFPAFFPAFs       (3.18) 
Where 1FP  and 2FP are failure percentages of various failure mechanisms, and 1AF  
and 2AF are the individual acceleration factors.   
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 [Moura, 1992] proposes a similar approach, which does not need the assumed con-
stant failure rate of the system.  An average failure rate is used in certain time inter-
vals of the interest.   The average failure rate in the exact time interval of the interest 








λλ          (3.19) 
ni is the quantity of components of type I and iλ is the average failure rate of compo-










/ λλ       (3.20) 
The equivalent AF is a weighted average of the AF of each technology type in the 
subassembly.  
3.5 Package failure models 
3.5.1 IMC diffusion model 
The formation and growth of IMC layers has a significant impact on bonding inter-
face failures.  The growth rate of the IMC at a given temperature usually follows a 
parabolic relationship,   
dtx /1ξ=         (3.21) 
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where x  is the IMC thickness, and t is the time,  d is the constants, ξ  is the diffusion 




=ξ  where Ea is the activation 
energy.     
[Li et al., 2006] reports the activation energy of (Cu,Ni)6 Sn5  IMC growth is about 
0.59eV when d=2.   [Kim et al., 2003] reports an IMC growth rate of copper wires on 











exp004658.0        (3.22) 
[Chen and Chen, 2009] obtains d=4.1(EP-Ni) and 3.7 (EL-Ni) for different sold-
er/UBM systems.  The activation energy for EP-Ni UBM is 51 Kj/mol and 48kJ/mol 
for El-Ni UBM systems.  
The rate of formation of intermetallic phases might be described by a single, activa-
tion energy over the entire temperature range [Braunovic and Alexandrov, 1994].  In 
other cases, the rate can be a variable.  [Uno and Tatsumi, 2000] reports the activation 
energy for bonding under various molding compound composition including Bi-
Phenyl Epoxy Resin (BP) and Ocresol Novolac Epoxy (OCN),  concluded as the fol-
lowing 









exp100.2 15ξ  
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exp105.5 19ξ  
64 
 
[Liao and Wei, 2004] uses the following equation to model the thickness/growth of 





















=           (3.23) 
where K0,and rampR  represented reaction rate constant and temperature ramping rate.  
The activation energy for Cu6Sn5 compound formation is found to be 0.97 +/- 0.06 
eV.   
3.5.2 Thermal-mechanical fatigue models 
In assessing the reliability of solder joints under thermal-mechanical stresses, the fati-
gue models, including Coffin-Manson model and its modifications, are usually ap-
plied to describe the time to failure characteristics.  The Coffin-Manson model can be 















        (3.24) 




F D ∆∆=∆ αε , fε is the fatigue ductile coefficient in shear, e.g. solder con-











LnTC s , where Ts is the mean cycle temper-
ature of the solder in C, t0 is the dwell time in minutes at max temperature.  
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[Sumikawa et al., 2001] uses a simplified model to describe the relationship between 












fN          (3.25) 
[John Lau, 1997simply adopts the following format 
( )n
f CN ε∆=          (3.26) 
 where C is noted to be 2.37 and n=-2.564 for 63Sn37Pb eutectic solders.  
[Chen et al., 2005] describes the relationship between strain and number of cycles 
differently, by considering the cycle frequency,  
[ ] CfN zsf =∆− ε)1(         (3.27) 
where f is the frequency factor,   k is the frequency exponent  
 and 
 274 10634.810765.1919.0 TTs −− ×−×−=  
 38264 10151.110392.11063.1731.0 TTTz −−− ×−×+×−=  
 37253 10502.210329.11057.3122.2 TTTC −−− ×−×+×−=  
 [Yu and Shiratori, 1997] omits the effect of frequency and assume the strain rate of 











ζσε        (3.28) 
It reports A=3.29e+11 and )273(00288.01066.5 −−×= Tζ and Ea/k=13180.0. 
ς is the steady state strain rate and σ is applied stress.  
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[Norris and Landzberg, 1969] first reports a model considering the cyclic frequency, 





























= ,        (3.29) 





















T γ   (3.30) 
For high lead solders, n=2 and m=1/3, and γ  is 1616.  For lead free solders (e.g. 
SnAgCu(SAC)), [Pan et al., 2005] finds a new set of model parameters with n= 2.65 
and m = 0.136, and γ  is approximately 2185.  
[Salmela,2007] describes a modified Norris-Landzberg’s model by adding the correc-
tion term Corr(∆T) (Temperature –excursion-range-dependent correction factor).  The 



















=       (3.31) 
 (AFbase) is calculated from Norris-Landzberg’s equation 













1ln10.74.110.6442.0 24    (3.32) 
Where sjT is the average temperature of the solder and dt is the half dwell-time (in 
minutes).  )( TCorr ∆ can be determined.  The described formula can better explain 
the observed the differences between the acceleration factor values recorded for dif-
ferent solder materials. 
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 3.5.3 Fracture failure models 
For fracture failures, the Paris-Erdogan equation is established to describe the rela-
tionship between the die crack growth rate and the variation in the cyclic stress inten-
sity factor, expressed as  
( ) pmc KA
dN
dL
∆=         (3.33) 
Where dL/dN is the crack growth rate, A and mp are material constants, 
cLGK πσ 2=  is the new intensity factor, Lc is the crack length, σ is the nominal 
stress and the factor G is a function of geometry, cr LGK πσ 2=∆ .  rσ is the no-
minal stress range. 
[Strifas et al., 2002] investigates the crack growth in the solder joints under cycling 








0 +=         (3.34) 








∆=         (3.35) 
 Lc is the crack length and tf is the number of cycles to 63.2% population fail-
ure.  K3 and K4 are constant.    




avgWKN ∆= ,          (3.36) 
where K1 and K2 are the constant.  
68 
 
 avgW∆ is the volume average visco-plastic strain energy density accumulated 

































      (3.37) 
Where nW∆ is the average strain energy density of the element numbered n, and Vn 
is the volume of this element.   
[Darveaux et al., 1994] publishes the damage relationship used for correlating dam-
age-to-the life as  




dLc ∆−=        (3.39) 
 [ Luo et al, 2005] finds that the solder joints in the corners of the package suffer 
much higher plastic strain and are more susceptible to failure.  The main failure me-
chanism in board level drop tests is the plastic strain-induced crack at the interface 














    (3.40) 
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3.5.4 Electromigration models 
The electromigration failures discussed in this section are only related to flip chip 
solder bumps in the packages.  The critical factors influencing the electromigration 
performance of solder bumps are the bump dimension, bump materials and UBM 
structures.   
Electromigration failures can be described using the well known Black’s equation.  














t         (3.41) 
A, Ea and n can be determined by experimental results.  
[Ding et al., 2005] determines the Ea is 0.64 eV to 0.72eV for Cu UBM structure and 
1.03-1.11 eV for Ni UBM structure.   [Lee et al., 2007] calculates Ea and n of Sn-
3.5Ag solder to be 1.63eV and 4.6, respectively.  [Ramanathan et al., 2007] obtains 
Ea=0.84eV and n=10.1 for Sn0.7Cu solder bump on a plated Cu UBM.  The n value 
is significantly higher than the value of 2 due to the Joule heating presented. 
3.5.5 Corrosion/temperature & humidity models 
The basic corrosion reliability models still remain tied to a few key variables, such as 
the relative humidity, the temperature, the voltage across conductors, contaminants 
and catalysts.  In most cases, an Arrhenius exponential form is sufficient to represent 
the corrosion rate dependence on the temperature, except that the strength of such a 
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dependence is dictated by the activation energy characteristic of the rate controlling 
mechanism responsible for the failure.  
[Uno and Tatsumi, 2000] mention the growth of corrosion layers on the bonding in-










gg aexp0 .  The growth rate of the corrosion g is found to be related to the 
molding compound materials.  Considering the Au4Al alloy, the activation energy is 
1.6eV for BP resin and 2.3eV for OCN resin.  
[Shirley and Hong, 1991] develop a model for moisture penetration through passiva-
tion micro-cracks.  The models applied in the study are a combination of Arrhenius 










= exp        (3.42) 
where Ea =0.79eV and c=4.64 for passivation cracking failures.  











200044.0exp       (3.43) 
where eVEa 56.0= for the temperature range of 85-110 
o
C.   [Li et al., 2007] deter-
mines the Ea=0.796eV and m=2.815 for delamination failures under temperature and 
humidity testing.   The equation for reliability life at temperature and moisture condi-





























t f      (3.44) 
where n=-3.0 and Ea=0.9eV.  
Relative humidity is one of the strongest factors in the corrosion process.  [Osenbach 
et al., 1997; Peck, 1986; Striny and Schelling, 1981] fit the temperature and humidity 
biased accelerated life test data in the form of  
( ) ( )2/ RHBkTE
f eAet


























f         (3.47) 
 Moreover, [Striny, 1981] develops a reliability model for aluminum corrosion failure 
































exp     (3.48) 
[Giacomo et al., 1996] depicts the time to failure expression of common metallization 





=       (3.49) 
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=         (3.50) 
where A and B are constants and the RH is the relative humidity.  A and B can be de-
termined by experimental results.  
[Rudra et al., 1994] discusses the growth of filaments due to temperature, humidity, 















 when M>Mt      (3.51) 
∞=ft   when M<Mt      (3.52) 
Leff is the effective length between conductors. ,yLLeff = y is the shape factor, from 
0.5 to 2.  
3.6 Summary 
This chapter discusses available failure models and describes various failure mechan-
isms, including life and acceleration factor models.  Additionally, the concepts of dif-
ferentiating AFs based on specific failure mechanisms and generating the overall sys-
tem AFs based on expected failure mechanisms, are reviewed.  
For solder joint related failures, the models are constructed based on the Coffin-
Manson model or its modification; e.g. Norris-Landzberg model, where there are 
huge variations on the model parameters used.  The models are usually based on a 
increasing failure rate.  Since few models of non-solder jointed related failures are 
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available, it is difficult to describe failure mechanisms such as interface delamination, 
and even when models are available, their accuracy cannot be determined, as little 
work has been done in that area.   
Moreover, the majority of available failure models focus on a single failure mechan-
ism when, in reality, multiple failure mechanisms can be observed.  Therefore, the 
models shall describe a situation to illustrate multiple failure mechanisms, and there 
will be additional discussions in later chapters.    
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4. END-OF-LIFE AF MODELS FOR RELIABILITY PRE-
DICTION OF SOLDER JOINTS 
Solder joint reliability is one of the most studied areas in terms of   the reliability of 
semiconductor packages.  It is often on the top of the list when discussing package 
reliability.  Solder joint reliability can be categorized as 1
st
 level (e.g. flip chip 
bumps) and 2
nd
 level.   
In general, acceleration models will be used to predict solder joint fatigue life under 
use conditions based on the fatigue life estimation under stress conditions.   However, 
the accuracy of the model is difficult to validate and is often not validated.  As a re-
sult, the fatigue life of the solder joints can be over-designed with added cost or time, 
or under-estimated with a compromised reliability performance.   It is an important 
goal for engineers to use valid and accurate life models to predict the field life of the 
solder joints and reduce development cost and time.   
Most empirical AF models including the Norris-Landzberg model [1969] and its 
modifications usually consider the effects of temperature range, cycle frequency, and 
the maximum temperature of the AF value, regardless of the package types, types of 
substrates, or package materials used.   This approach is widely adopted and little is 
done to validate the models for modern packages structures and materials. 
In this chapter, AF models used in solder joint reliability prediction are studied based 
on the test results from a variety of packages.    The results show that the available 
model parameters used in the industry are not appropriate, in many cases, the predic-
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tion does not agree with the test results at all.   The industry’s use of a common model 
should be reevaluated.   
The studies suggest that a new set of model parameters might be required for new 
package technologies or new materials.    The research shows the acceleration factor 
models will depend on the solder joint materials and microstructures at the joint inter-
faces.  The solder joint fatigue life performance is too complicated to be assumed as a 
fixed empirical model.     
The methodology to develop an acceleration factor model and the demonstration of 
their weakness will help achieve reliable solder connections in the future.     
4.1 Introduction 
Solder joints play an important role in overall package reliability performance.  The 
solder joints can be formed between the pads of printed circuit boards and the leads or   
solder balls using solder pastes.   They can also refer to the connection between solder 
bumps in the flip chip systems and the substrates.    Figures 4-1 to 4-5 show several 
diagrams of solder joints in the packaging systems.  The focus of this study is on the 




Figure 4-1 Lead frame based packages and the solder joints 
 





Figure 4-3 A diagram of a flip chip BGA package and solder connects 
 





Figure 4-5 Solder joint between the substrates and the silicon die (bumps) 
The solder joint reliability is usually assessed by collecting failure data of the solder 
joints from accelerated stress tests.  The fatigue life under stress test conditions will 
be converted into the reliability life under use conditions through acceleration factor 
(AF) models.      
Historically, the emphasis of solder joint reliability studies is to reduce solder inter-
connect related failures and  meet package qualification criteria  by improving the 
materials and optimizing interface microstructures and the geometry of the joints.  
Tremendous amounts of data are generated for various solder alloys, interface metal 
finishes, and package structures.  However, few studies focus on the prediction of the 
fatigue life of solder joints under use conditions.  The characteristics of solder joint 
reliability based on previous studies can be summarized as follows:  
(1) The solder joint failures are fatigue failures, which can be accurately de-
scribed by a Weibull or Lognormal distribution.  The tests are in general car-
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ried out under thermal cycling (e.g. air-to-air thermal cycle or liquid-to-liquid 
thermal shock) tests.   The mean-time-to-failure (MTTF) and/or characteriza-
tion life value (η ) from the Lognormal or Weibull distributions are used for 
the reliability analysis.  
(2) There are no clear definitions of what the passing criteria are for solder joint 
life tests.   However, there are specifications available to describe how many 
MTTF cycles the solder joints shall endure under certain conditions in order to 
assess the reliability of solder joints.  Indeed, few studies are trying to corre-
late the life from the accelerated stress testing with the lifetime of the solder 
joints in the field conditions.  
(3) The Coffin-Manson model is the choice for the life prediction of solder joints 
when using simulation data, and modified Norris-Landzberg models are the 
choice for the lifetime prediction using experimental failure data.  Using mod-
ified Norris-Landzberg models, the model parameters are usually fixed and 
independent of the package structures and bill of materials used.  Additional-
ly, little information is available about the accuracy of the models for today’s 
new packages.  
The failures of the solder joints can be presented in a probability paper such as a log-
normal paper (shown in Figure 4-6) which will tell the mean-time-to-failure (MTTF) 
of the failure data plotted.     The reliability life of the solder joints under use condi-
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tions will be induced based on the acceleration factor models and the MTTF values 
from the acceleration stress tests.   
However, a common problem encountered by reliability or packaging engineers is the 
accuracy of the acceleration factor models. There is little confidence with the MTTF 







































Figure 4-6 An example of a Log-normal plot for solder joint failures 
This chapter will examine modified Norris-Landzberg models by studying the relia-
bility performance of various organic packages, which are popular in the industry.  In 
addition, the impacts of several key factors on the model parameters are discussed.   
Nonetheless, it should be kept in mind that the acceleration factor model is generated 
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through the failure data fitting.  The models cannot be expected to precisely predict 
the AF values and there will be acceptable errors.    
4.2 The acceleration factor models for solder interconnects reliability 
The acceleration factor for the solder joint reliability between any two stress condi-









































max =Φ  
The model is assumed to take into account the ramp time and dwell time, temperature 
factors as well as thermal strains that have been thought significant for the solder joint 
fatigue failures.   Additionally, there are following assumptions for the model.  
(1) The relationship between plastic strain, pε∆   and the cycles to failure, Nf, is 
shown as ( ) tConsN pf tan
2
=∆ε  for nearly all metals.     
(2) The thermal fatigue failures occur at a cross section of common pε∆ .  Most of 
the fractures happen at or near the chip-to-solder interface, which is the case 
of maximum shear strain.  The plastic strain amplitude and the fatigue life are 
closely linked to dimensional considerations.  
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(3) The cycle frequency is assumed to have profound effects on the fatigue life of 
lead alloys.  A hold period or dwell time in creep fatigue will be regarded as a 
frequency adjustment.   The relationship between the cycles-to-failures and 
the cycle frequency can be expressed as tconsfN f tan/
3
1
= .  All such effects 
as time-dependent properties upon fatigue life are contained in the empirical 
frequency factor.  
(4) When strain is applied at a continuously changing temperature, it is antic-
ipated that fatigue life will be decreased in the upper temperature region of the 
cycle due to temperature related effects, such as an increased grain boundary 
sliding.    ( )maxTΦ  is not constant but a ratio of fatigue life under different ex-
treme temperatures.   
Pan et al. [2005] describes a modified the Norris-Landzberg model for lead-free sold-







































































2185exp .   The cycle frequency term is slightly modified to focus on 
the dwell time only.  
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W. Dauksher [2008] summarizes published testing data and come out a different set 




















































O. Salmela [2007] modifies the Norris-Landzberg model parameters to predict their 








































































exp γ to replace the term ( )maxTΦ , the model will be modified 
as Eq.[4.5).   Table 4-1 lists different γ value discussed in the model proposed by 
























































Table 4-1 the value of r [Norris and Landzberg, 1969] 
( )maxTΦ  value in  
N-L model 
γ value in  
N-L modification 
Note 
2 1616 For 5Sn95Pb high lead solder, two 






1.82 1392 Solder volume to form the joints is 










C @ 2 cycles/h. 
1.45 1063 The maximum temperatures used 
are 110 
o




It is obvious the model parameters are not constant and shall be validated when being 
used for any reliability prediction.    In some of the literature, the term γ is described 
as  aE  , the activation energy related to the maximum temperature in the stress condi-
tions.   
In this Chapter, the acceleration factor models using the Norris-Landzberg format are 
evaluated by examining the reliability performance of various package types under 
different thermal cycling conditions.    The key factors in the thermal cycling profiles 
include cycle frequency, temperature range, and maximum temperature—assuming 
they are independent.  Additionally the validation tests are presented to validate the 
observation and conclusions.  
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4.3 Assessment of AF models  
4.3.1 Test vehicles and experiment descriptions 
4.3.1.1 Test samples 
Table 4-2 lists test vehicles studied.  The size of the packages ranges from 10 mm to 
33 mm, and the package types cover fcCSPs, MAPBGAs, CBGAs, TEBGAs and 
FCBGAs.  All of the test samples are daisy chain devices where the resistance can be 
monitored during the test duration insitu.  The failure data is analyzed using Weibull 
or Lognormal distribution, whichever are more appropriate to the failure data.  
(1) fcCSP packages 
FcCSPs are one type of chip scale package (CSP) using bumps on the die to con-
nect the device to the organic substrates.  The die attachment process is called flip 
chip bonding.  The underfill materials are usually applied around the bumps to 
protect the solder joints and improve the reliability performance of the packages.  
The package is usually is in a small form factor comparable to FCBGA packages.  
In addition, the package is molded and looks like a MAPBGA in appearance.   
(2) MAPBGA packages 
MAPBGA is a form of CSP package with area array solder ball patterns.  They 
are called “mold array process ball grid arrays” packages because of the manufac-
turing process used.  They have various package sizes but typically smaller than 
17 mm x 17 mm.  The interconnects inside the packages are typically bonding 
wires, but can be flip chip bumps too.  
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(3) CBGA packages 
CBGAs refer to FCBGA packages using ceramic substrates, which are very dif-
ferent from FCBGA packages using organic substrates. The silicon is mounted to 
the ceramic substrates using flip chip interconnects, however no underfill mate-
rials are required during the die attachment.  There is a large CTE mismatch be-
tween the ceramic substrates and the PCBs, so the reliability of second level BGA 
solder joints is a concern.  
(4) PBGA packages and TEBGA packages 
In general, PBGAs are BGA packages which use organic or plastic materials, the 
substrates can be supported with enhanced thermal plane or embedded stiffeners.  
PBGAs have many variations and usually use wire bond interconnects and mold-
ing compounds.  TEBGAs are one type of PBGAs with enhanced thermal capabil-
ities.  
(5) FCBGA packages 
FCBGAs refer to flip chip BGA packages which use organic substrates, and an 
underfill process is required to protect the first level interconnects (bumps).  The 
biggest difference between FCBGA and fcCSP is the size of the package. In addi-
tion, FCBGAs can come with two versions, with a heat spreader or without. There 
will be no overmolding materials to protect the die.   The biggest differences be-
tween FCBGA and CBGA are the substrate material and the underfill processes.  
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Other Important Attributes 
fcCSPs 16× 16, 280-ball 10.6× 10.1  0.11 mm thick substrate; 0.8 mm 
pitch 
MAPBGAs 13× 13, 144-ball 6× 6 & 8 × 8 0.32 mm thick substrate; 1 mm pitch 
10× 10,  144-ball 6× 6 0.32 mm thick substrate; 0.8 mm 
pitch 
12× 12, 179-ball  6.6× 6.7 0.36 mm thick substrate; 0.8 mm 
pitch;  
13× 13, 225-ball 9.65× 9.3 0.24 mm thick substrate; 0.8 mm 
pitch; 
14× 22, 209-ball 8× 13 0.36 mm thick substrate; 1.0 mm 
pitch;  
17× 17, 208-ball 6× 6 & 8 × 8 0.36 mm thick substrate; 1.0 mm 
pitch 
13× 13, 216-ball 7× 6.5 0.26 mm substrate thick; 0.8 mm 
pitch 
15× 15, 196-ball 10.2× 9.6 0.36 mm thick substrate; 1.0 mm 
pitch.  
CBGAs 15 × 15, 148-ball 7× 7.4 0.6 mm thick substrate;  1 mm pitch.  
20 ×  20, 431-ball 14× 13 1.0 mm substrate thick; 0.8 mm 
pitch. 




17 ×  17, 332-ball 10.5× 9.33 0.94 mm thick substrate; 0.8 mm 
pitch; 
25 ×  25, 360-ball 8× 7 1.2 mm thick substrate; 1.27 mm 
pitch.  
33 ×  33, 820-ball 12.5×   12.5 1.17 mm thick substrate; 1.0 mm 
pitch 





4.3.1.2 Thermal cycling conditions 
The key profile elements affecting the solder fatigue life include the temperature 
range, the ramp rate, and dwell time at the extreme temperature,   and the maximum 
temperature.   The impact of those factors on solder fatigue life is different.  For in-
stance, the dwell time affects the creep of the materials, and the ramp rate changes the 
formation of solder microstructure which then influences the solder joint perfor-
mance.  If a ramp rate is too fast, there will be significant shock effects on the fatigue 
life of the solder joints.   However, the most significant element is still attributed to be 
the temperature range in the thermal cycling profile. 
The temperature cycling conditions applied in the studies include air-to-air thermal 
cycling (AATC) and liquid-to-liquid thermal shock (LLTS), as shown in Table 4-3.   
Table 4-3 Thermal cycling conditions and cycle frequencies 
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4.3.1.3 Failure criteria and failure data collection 
The resistance in the test vehicles will be monitored in-situ during the tests.   The 
sample size for each test vehicle is 16 or 32.   The exact cycles-to-failures will be rec-
orded by event detectors.  Failure analysis will be carried out to confirm the failure 
mechanisms.   A Weibull distribution or a log-normal distribution is found to be the 
most appropriate for the fatigue failures seen in the solder joint reliability analysis.  
Commercial statistical software MINITAB is used for the failure data distribution 
analysis. 
4.3.2 Results and discussions  
Using the AF model formula described in Eq. [4.5], three model parameters need to 
be determined: the power exponent n for the range of cycle temperature, m for the 
cycle frequency, and γ  in terms of maximum temperature.   
4.3.2.1 Impacts of various factors on solder joint reliability 
(1) The impact of surface finishes of PCB pads 
Three types of surface finishes are studied for 12 mm × 12mm fcCSP packages under 
the thermal cycling condition of -40 
o
C to 125 
o
C.  The failure data are shown in Ta-
ble 4-4 and plotted in a lognormal paper (shown in Figure 4-7).  The distribution 
analysis demonstrates that Ni/Au finish will help achieve a much longer MTTF life 
comparing to those using ENIG and IT (immersion Sn) finishes with a maximum  
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improvement of  17%.   However, the difference of MTTF life between ENIG and IT 
finishes is not significant statistically (P-value  is 0.057).  
Table 4-4 Cycles to failure of fcCSPs solder joints with various surface finishes 
No. of Samples Cycles-to-Failures 
ENIG IT  Ni/Au 
1 4076 3040 3928 
2 4289 3934 4212 
3 3793 3620 3204 
4 3512 3741 3936 
5 3498 3913 3557 
6 3338 3801 4067 
7 3584 3936 3661 
8 3318 4149 4273 
9 3764 3687 4442 
10 4223 3016 4324 
11 3726 3931 4196 
12 4162 3525 4323 
13 3930 3286 Censored 
14 3624 3497 Censored 
15 3975 3776 Censored 
16 4248 3181 Censored 
17 3916 3189 Censored 
18 4447 3736 Censored 
19 Censored Censored Censored 
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Figure 4-7 Impact of surface finishes of PCB pads 
However, if the cycles-to-1% failures are used for the analysis, the difference be-
tween NiAu and ENIG is less than 3% (as shown in Table 4-5), and there is no differ-
ence statistically.  It contradicts with the conclusions using the cycles-to- 63.2% fail-
ures, so the conclusion regarding the effectiveness of the surface finishes on the sold-
er joint life depends on the cycles to failures used in the distribution plot.   Ideally, the 
plot lines should be in parallel and the conclusion should not be dependent on the 
cumulated failure percentage.  However, in practical testing the plotted lines are often 




Table 4-5 Cycles to failures at different cumulated failure percentages 
BGA Pad  
Finishes 
Cycles-to-% Failure 
1% Failure 5% Failure 10% Failure MTTF 
ENIG 3021 3251 3381 3905 
NI/Au 2961 3344 3567 4554 
% change -2% 2.9% 5.5% 16.7% 
 
(2) The impact of solder pastes 
To form the solder joints, the solder paste must be applied. This will determine the 
assembly peak reflow temperature as well as the interface microstructures, and ulti-
mately affect the solder joint reliability.  
The cycles to failures for 13 mm ×  13 mm 144-ball MAPBGAs using SAC405 solder 
balls and various solder pastes are compiled in Table 4-6.  The data are plotted in a 
Weibull paper (shown in Figure 4-8).  The distribution analysis suggests the perfor-
mance of eutectic SnPb paste on the PCB pads is much better than that of SAC 405 
pastes.   Pair-tests on the failure data show the change between SnPb pastes and 













 SnPb pastes SAC405 pastes 
1 5480 3904 
2 6287 4575 
3 4565 4648 
4 6227 5356 
5 6249 4282 
6 5172 4343 
7 5728 4784 
8 6287 4548 
9 5254 3320 
10 4965 4388 
11 censored 4957 
12 5217 4659 
13 4585 3352 
14 6074 3483 
15 5938 4570 
16 censored 5501 
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For a similar13 mm ×  13mm 225-ball MAPBGA packages using SAC405/SnPb and 
SAC405/SAC405 pastes, the cycles to failures data is listed in Table 4-7  and the 
Weibull plot is shown in  Figure 4-9,  the devices with SnPb pastes perform about 
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Table 4-7 Cycles to failure data observed for 225 BGA packages 






 SnPb Paste SAC405 Paste 
1 3082 2683 
2 3691 2947 
3 Censored 2677 
4 3965 2975 
5 3921 2430 
6 3481 2499 
7 Censored 3168 
8 2910 2874 
9 2791 3273 
10 Censored 3100 
11 3794 2648 
12 Censored 2495 
13 3675 2493 
14 3537 2628 
15 Censored 2507 
16 Censored 2890 
17 Censored NA 
18 Censored NA 
19 3137 NA 
20 Censored NA 
21 3732 NA 
22 3721 NA 
23 Censored NA 
24 Censored NA 
25 3507 NA 
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26 3440 NA 
27 Censored NA 
28 3828 NA 
29 3520 NA 
30 3749 NA 
31 3652 NA 
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Figure 4-9 Impacts of solder pastes on solder joint reliability of 225 MAPBGAs 
However, a conclusion shall not be drawn that SnPb paste will outperform the 
SAC405 paste at any conditions.  In some of the studies, the SAC solder alloys will 
perform equivalently, or even outperform the SnPb solder pastes.  There are many 
other factors involved in for good solder joint reliability performance.  
Table 4-8 shows results of 25 mm ×  25 mm 360-ball FCBGAs with 7 mm ×  9 mm 
die size.  It is obvious that the variation of the solder paste composition does not sig-
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nificantly affect the solder joint fatigue life.  In this case, the SnPb solder balls per-
form equally well as the SAC 405 solder balls using the SAC405 paste.  
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Another case shows totally different results.  431-ball CBGAs are studied to see the 
impact of the solder ball materials on the lifetime of the solder joint.  Table 4-9 sum-
marizes the Weibull analysis results 
Table 4-9 Weibull analysis data summary for 20 mm x 20 mm 431-ball CBGAs 
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Contrary to what is described above; SAC405 solder pastes outperform the samples 
using SnPb solder paste if not equal.  
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The influence of the solder paste on the solder joint life is complicated due to many 
factors, e.g. soldering processing conditions, the interaction between solder ball alloys 
and solder paste alloys, and the interface microstructure.  It should be careful when 
we try to make a decision.  SnPb and SAC405 alloys are indeed very competitive 
pair.  
4.3.2.2 The development of AF model parameters 
In Equation [4.5), three model parameters need to be determined. The power expo-
nent n  for the temperature range, m  for the cycle frequency and Ф in the exp(Tmax) 
term.  
4.3.2.2.1 The effects of the cycle frequency ( f ) 
At low cycling conditions, the cycle frequency is assumed to contribute significantly 
to the fatigue life of solder joints.    The cycle frequency term in Eq. [4.5] includes the 
ramp time and the dwell time in the temperature profile.   The value of m varies based 
on which models are used.  For instance, the values of 1/3, 0.136, 0.25 and 0.67 (E.qs. 
[4.2], [4.3], [4.4] and [4.5]) have been used in various acceleration factor models.  In 
this section, two different thermal cycling profiles with different cycle frequencies are 
evaluated.  Table 4-10 shows the conditions and test vehicles used.  Cases B and C 
are using the same materials but different reflowing peak temperature during the 




Table 4-10 Test conditions and test vehicles for the evaluation of cycle frequency 
Case No. Thermal cycling conditions 






C, 1 cph & 2 cph 13 mm ×  13 mm 225-ball MAPB-






C, 1 cph & 2 cph 12 mm ×  12 mm 179-ball MAPB-






C, 1 cph & 2 cph 12 mm ×  12 mm 179-ball MAPB-






C, 1 cph & 2 cph 12 mm  × 12 mm 179-ball MAPB-






C, 1 cph & 2 cph 15 mm × 15 mm 148-ball CBGA; 





C, 1 cph & 6 
cph 
16 mm  × 16 mm 280-ball 
fcCSP;SAC405 balls/SnPb solder 
paste. 
The exponent value of m is summarized in Table 4-11.  The results show the value m 
will change significantly depending on the type of solder pastes and types of thermal 
cycling (TC Vs TS) conditions.     For example, in case F, the AATC and TS results 
only provide an m of 0.05 and in case D where SAC405 pastes are used, m is ob-
tained as 0.1.  For the same thermal cycling conditions, similar solder materials and 




Table 4-11 Estimation of m  value 





























C SAC405 60  12937 0.1 





C SnPb 60  738 0.67 





C SnPb 60  833 0.05 
10  910 
In general, the lower cycle frequency will give more time for the fatigue damage to 
develop in the solder joints, however, fewer cycles will be applied on the solder joints 
as a result.   The effect of the cycle frequency can affect the influences of the temper-
ature range on the final solder fatigue life as well.   If considering the air-to-air ther-
mal cycling for SnPb pastes only, the m value is estimated to be around 0.6.   
There is not enough data to generate a universal m value for all the factors.   Howev-
er, it can be assumed that a constant m value will provide a very good estimation for 
the majority of the packages in similar structures, assuming the same solder joint ma-
terials/microstructures.   
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4.3.2.2.2 The impact of cycle temperature ranges (∆T) and the maximum temperature 
(Tmax) 
The empirical Coffin-Manson model directly accounts for the differences in fatigue 
life resulting from differences in the range of the temperature.  The thermal strain de-
veloped during the thermal cycling is directly proportional to the magnitude of the 
temperature change.   Additionally, depending on the types of the solder alloys used, 
the dependence of the fatigue life with the extreme temperature might be more com-
plicated than assumed.   In the following study, considering only one cycle frequency, 
the effects of the temperature range (∆T) and the maximum temperature (Tmax ) on the 
solder joint fatigue life are evaluated.  
(1) Impact of temperature range 
33 mm x 33 mm 820-ball FCBGAs are tested under two thermal cycling conditions 
with the same maximum temperature and similar cycle frequency. The solder joint 




C with a 1.85 cycle frequency, the 





1.65 cycle frequency, the character life is estimated to be around 2766 cycles.  The 
acceleration between the two conditions due to the temperature range is 1.54.   Since 
both the maximum temperature and cycle frequency are similar, the acceleration is 
due to the temperature delta, then the power exponent n for the ∆T term in the model 
can be estimated to be 1.56, which is much smaller than the typical n=2 or n=2.65 
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Figure 4-10 Weibull plots of 33 mm FCBGA solder joint failures 
However, the AF value should be affected by f and ∆T terms as well.   
(2) Combination of temperature range (∆T)  and the maximum temperature (Tmax) 
Two groups of studies are conducted to consider the effects of the temperature range 
and the maximum temperature in the thermal cycling profiles.  The assumption is one 
set of empirical model parameters will be available for all the packages and assem-
bles.   The analysis ignores the influences from package structures, substrates and 
other factors on the acceleration, instead focusing the thermal cycling conditions and 
the estimated mean-time-to-failure data.  









C with the same cycle frequency (1 cph) using SnPb solder joints.   
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C using 1 cph cycle frequency for SnPb solder joints.  
Table 4-12 Cycles to failure and AF estimation 
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Estimated AF 









































































Table 4-13 Cycles to failures and AF estimations 




63.2%  failure, 
cycles 
Estimated AF 







































































Based on the data in Table 4-12, the impact of maximum temperature and the temper-
ature range can be expressed as 
( ) [ ]γ000168.0exp65.1722.2 n=       (4.6) 
Similarly, the distribution data in Table 4.13 can be processed and then obtain 
( ) [ ]γ000148.0exp212.1545.1 n=       (4.7) 
Then it can obtained that 79.1=n  and 600=γ  , so the acceleration factor model can 
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Additional tests for BGA packages using SAC405 solder joints are conducted and the 
test results are summarized in Table 4-14.  
Table 4-14 Cycles to failures and AF estimation 




63.2%  failure 
Estimated AF 































It is obvious that the acceleration factors calculated from failure data listed in Table 
4.14 do not fit well with the model shown in Equation [4.9], as well many available 
models listed in Section 2.  However, there is an agreement with the estimation from 
Pan’s model (Equation [4.2]).   Considering a similar m value for cycle frequency and 
an n value, the N. Pan’s modification can work well for the failure data in Table 4-14 
where the SAC405 solder joints are used.   It confirms that a new model will be 




4.3.2.2.3 Verification of the AF model   
12 mm x 12 mm 179-ball MAPBGAs are studied under air-to-air thermal cycling 
conditions and a liquid-to-liquid thermal shock condition in order to collect appropri-
ate data and evaluate the models parameters.   The failure data from each test condi-
tions is plotted in the Weibull paper and summarized in Table 4-15.      The solder 
ball alloy used in the packages is SAC405 solder with SAC405 solder pastes on the 
PCB pads to form the solder joints.      
Table 4-15  Thermal cycling conditions and characterization life (η) 
Types of Solder Pastes 
used in assembly  
TC Conditions Cycles-to-63.2%-
failure ( η) 
12 mm x 12 mm 179-ball 
MAPBGAs using 
SAC405 solder balls and 
SAC405 
(Lead free) paste 
0 oC/100 oC,  30 mi-
nutes/cycle, AATC 
13819 
0 oC/100 oC,  60 mi-
nutes/cycle, AATC 
12937 
-40 oC/125 oC,  60 mi-
nutes/cycle, AATC 
4175 
-55 oC/125 oC,  10 mi-
nutes/cycle, LLTS 
4434 













































   (4.9) 
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The acceleration factors calculated from modified Norris-Landzberg models is com-
pared to the values from Equations [4.2],[ 4.3], [4.4] and [4.5] and presented in Table 
4-16.   It is obvious that some models might work well in certain cases, but it is not 
possible to predict the acceleration factors using a unified set of model parameters.  
Table 4-16 The comparison of estimated AF value from various models 
Thermal cycling 
conditions 
n m γ AF model AF measured 
 
0 oC to 100 oC &  
-40 oC to 125 oC 
1.79 0.6 600 2.71   
2.10 (SAC405/SnPb);  
3.09(SAC405/SAC405) 
1.36 0.1 2651 3.09  
2 0.33 1392 3.44  
2.65 0.136 2185 5.45  
1.75 0.25 1600 3.14  
1.662 0.33 1267 2.85  
 
-40 oC to 125 oC 
&  
-55 oC to 125 oC 
1.79 0.6 600 0.40   
0.98 (SAC405/SnPb); 
0.94 (SAC405/SAC405) 
1.36 0.1 2651 0.94  
2 0.33 1392 0.66  
2.65 0.136 2185 0.99  
1.75 0.25 1600 0.74  
1.662 0.33 1267 0.64 
In order to confirm the results from the studies above (mixed AATC and LLTS re-
sults), 14 mm x 22 mm 209-ball MAPBGAs using a combination of  joints with SnPb 
solder balls and SnPb solder pastes are tested under three thermal cycling conditions.  
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The failure data observed in the tests is then plotted in a Weibull probability paper, as 
shown in Figure 4-11.   
 
Figure 4-11 Weibull plot of failure data of 209-ball MAPBGAs 
The acceleration factor is calculated to be 2.36 between condition A and B, and 1.19 
between the condition B and C.  For both cases, the model parameters developed for 
179-ball MAPBGAs can predict the results well.   
Based on the multiple case studies, it can be concluded that the prediction of the acce-
leration factor is complex.  There are too many factors should be considered to decide 
the model to use.   It is important to be cautious in using any models for the predic-
tion of acceleration factors.    






4.3.4 Discussions and conclusions 
Experimental results in this study show the model parameters developed for certain 
samples might work for some packages, but cannot be used to predict the acceleration 
factors for all packages.  There are too many factors involved to influence the strain 
levels the solder joints will endure.    
However, the model parameters can be shared for similar package structures and 
solder joint materials.  The solder joint materials are confirmed to be one of the sig-
nificant factors in the acceleration factor models.   Under the same air-to-air thermal 
cycling conditions, the SAC405 solder joints will produce a higher acceleration factor 
than eutectic SnPb solder joints.  The purpose of this article is not to conclude that the 
model parameters available in the literature is wrong, instead, the article supports that 
they can be used to  predict some experimental data very well, but are not universal 
for all BGA packages.    
The studies demonstrate that:  
(1) There are no universal empirical models for the acceleration factor of solder 
joints.  The available Norris-Landzberg models and its modifications can 
work in some cases, but in other cases, the same model can give totally wrong 
results. 
(2) The acceleration factor model developed from a similar package structure and 
a material set can be adopted for similar packages and materials.  For instance, 
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the model parameters presented in this article (Equation [4.9]) are based on 
failure data observed from various BGA types, sizes, thickness of substrates 
as well as the variation of board configurations.  The model can be used to 
predict the acceleration factors for similar package structures and materials 
within an acceptable tolerance (organic substrates with SAC405/SnPb solder 
composition, preferred package size is less than 27 mm x 27 mm).   
(3) If the material set is different, especially the solder joint materials, a large dif-
ference among the model prediction and the test results will likely be seen. 
The SAC405 solder joints will need a different acceleration model from that 
for eutectic SnPb solders. 
(4)   The variation of failure data collected and associated distribution analysis re-
sults make it more difficult to produce a universal model to predict the accele-
ration factor.  
Future work will need to confirm some of the observations and provides a more pre-
cise AF model. 
4.4 Summary 
This Chapter discusses acceleration factor models used in solder joint reliability life 
prediction. The original model was developed by Norris-Landzberg in 1969.  Al-
though there are some adjustments through the years, the three stress factors consi-
dered in the model are still the same: temperature range, cycle frequency and the 
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maximum temperature respectively.  The hypothesis is that the AF model is only af-
fected by three stress factors associated with thermal cycling profiles.  
However, there are few data available to validate the prediction results. In practice, 
most engineers conveniently use the traditional Norris Landzberg models even the 
parameters were developed many decades ago.   So it is confusing what empirical 
models can be used to accurately predict the solder joint life in the use conditions.  
Tremendous amount of data are collected using various package types and under 
many thermal cycle profiles.  The experiment results clearly demonstrate that a huge 
error can be introduced if a model is used to predict all the solder joint fatigue life in 
the use conditions. AF models will vary if the package material changes and if the 
structure changes.  
The AF models shall be validated and characterized for certain types of packages and 






5. FAILURE BOUND ESTIMATION AND FAILURE RATE 
MODELING 
Semiconductor packages can fail in various stages of applications due to various fail-
ure mechanisms even they pass all required tests.  A constant failure rate usually de-
scribes a majority of non-solder joint related package failures observed in accelerated 
tests or use applications.  The failure rate is usually estimated by using a specific Chi-
square value or the expected number of failures.    
The focus of this Chapter is to discuss the statistical characteristics of the failures ob-
served in tests or applications and estimate their confidence bounds.  First, several 
methods used to estimate the failure bounds will be described, second,  a new ap-
proach for the failure bound estimation will be proposed and then validated through 
case studies.    The failure rate estimation based on the new approach will have physi-
cal meanings and will provide more meaningful information than that obtained using 
the specific Chi-square value.  The conclusion will help with the understanding of the 
statistical meaning of the failures observed in stress tests or in the field applications.  
The methods will help correlate the failure rate obtained in tests with the field returns 
under use conditions.  
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5. 1 Introduction 
5.1.1 Failure trends  
The reliability of a semiconductor package is associated with many factors, including 
designs and structures, materials properties, processes, and use conditions.  A stan-
dard stress-based testing approach is usually adopted to assess the reliability of the 
packages in the field.  Different types of stress tests might be applied to activate dif-
ferent failure mechanisms, such as interface failures, fatigue failures, electromigration 
failures and corrosion failures.  
In general, the number of failures encountered in qualification tests is few and even 
zero, the failure data in the field is not correlated with the failure rate estimation cal-
culated based on a zero-failure approach using Chi-square values at specific confi-
dence levels.   Figure 5-1 shows examples of the field failures from Company A in a 
year.  In addition, most field failures in the summary are not related to wear-out fail-
ures, instead they are random failures.  It is appropriate to assume a constant failure 
rate when analyzing the failures in the field.   The question is if a constant failure rate 
can be estimated for failures observed in accelerated stress tests.  A Poisson process 
[Yang et.al, 2007; Shahrzad et al., 2008; Intel, 1999] can describe the number of fail-






Figure 5-1 Field return failure distribution of Company A in a year [Yang et al., 
2007] 
5.1.2 Failure rate modeling 
The observation of failures is critical for reliability prediction and the failure rate pre-
diction.  For random failures, the failure rate can be described by failure-in-time 








       (5.1) 
Where  fn : the number of failures observed or expected. It can be the mean of the 
Poisson distribution or the confidence bounds of the mean. 
 N: the total sample size; 
 t: the total test time or cycles;  
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 AF : the acceleration factor for the failure mechanism. 
It is obvious that a number of failures will be required to estimate the failure rate.  
However, there is a certain amount of risk brought about by the observation of one or 
more failures.  Zero failure brings about a sense of security, but it is flawed to have an 
estimation of the failure rate when there is zero failure.  There is also a risk drawing 
conclusions about a product when there are no failures observed.   
To make a convenient case for a zero failure, the industry uses a half of the Chi-















       (5.2) 
Where  α : the confidence level.  
 2 )1,22( αχ −+fn : Chi-square value with a degree of freedom of 2 fn +2 at a confi-
dence level of α. 
However, if there is zero failure, it is flawed to calculate the failure rate using a Chi-
square value of degree of freedom of 2, because nothing is known about the failure 
distribution or failure mechanism with zero failures.      
In order to assess the failure rate in the field application, the expected number of fail-
ures observed from the testing conditions must be estimated, and only then can the 
acceleration factors for the expected failure mechanisms be obtained.      Furthermore, 
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the estimation of the failure bounds then be estimated.  The confidence bounds will 
help us evaluate the characteristics of the failure data as well as the trends of the fail-
ure rate and select the right approach for the reliability studies.   
5.2 Theory  
5.2.1. Poisson distribution and the confidence bounds of its mean  
The number of failures can be analyzed by a Poisson distribution, which is used to 
deal with the occurrence of some random events in the continuous dimension of time 













λ ,      (5.3) 
Where  fn : the number of failures 
λ : The mean (rate) of the Poisson distribution, which represented the average 
rate of occurrence of the event of interest.   
 A common inferential problem dealing with the Poisson distribution is the determi-
nation of the confidence bounds for   λ .    Several approaches are discussed below.  
5.2.1.1 The exact method 
Based on the definition, the lower and upper bounds of the mean of the Poisson dis-
tribution can be estimated as [Sahai and Khurshid, 1993] 
For λL : 
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Where   Lλ : the lower bound λ  
  Uλ : The upper bound of λ ; 
The problem with this method is the difficulty in computing the cumulative Poisson 
probability expression. 
5.2.1.2 Shortcut approaches 
In general, the shortcut methods are based on the square root transformation of a 
Poisson distributed variable, which is assumed to be a normally distributed variable.  
The estimation of confidence bounds at a 95% confidence level can be expressed as 
[Vandenbroucke, 1982]  
( )[ ] [ ]22 150.096.1 ±± ff norn       (5.6) 
A proposal to add one to the lower limit and two to the upper is shown as [Ury, 1985] 
( )296.1,196.1 +++− ffff nnnn      (5.7) 
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5.2.1.3 Chi-square method ( χ 2 )  
A simple way to calculate the confidence bounds for the mean  based on the relation 
between the Poisson distribution and the Chi-square distribution is shown as  [Ulm 
1990; Pearson et al., 1970] 


























U      (5.9) 
A one-sided bound can be obtained by replacing 2/α byα , which is most widely 
used in the failure rate calculation.  
5.2.1.4 Normal distribution assumption  
For a normal distribution, the 95% confidence bounds for the mean can be calculated 





α±          (5.10) 
Where  
_
X : the sample mean; 
N: the sample size 
s: the sample standard deviation 
2/αZ : The standard normal value with an area of 2/α to its right.  
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When the number of failures is very large (>100), the confidence bounds can be de-
fined as  
( )ff nZn 2/1 α−±         (5.11) 






± α          (5.12) 
Where 2/,1 α−Nt is the t-distribution value with a degree of freedom of N-1.  
It is necessary to collect the failure data in order to estimate the confidence bounds of 
the failures.  If no failure were observed, there would be no knowledge of the failure 
mechanisms and accurate representation of the AFs.  Therefore, any failure rates 
based on zero failures are questionable.  
5.2.2 A proposal for confidence bounds for the number of failures observed 
For the unknown population mean from a random sample drawn from the population, 
neither the normal nor the t-distribution statistical analyses can be used to estimate 
the bounds, instead the confidence bounds can be calculated using the Tchebycheff 
theorem [Papoulis, 1984], which states that regardless of the sample of the distribu-
tion used, the proportion of observations  (or areas falling within zm  standard devia-























    (5.13) 
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Where  fn : the number of failures. 
  fn
−
: The average of number of failures. 
  σ : Standard deviation 
  N: total sample size 
With more knowledge about the distribution, the tighter bounds can be attained.  
Adopting the concept and reference from [Bartlett, 1955], the failure bounds for the 








n          (5.14) 
The Equation [5.14] can be used as another simplified option to estimate the confi-
dence bounds for the number of failures.  
5.3 Acceleration factor and failure rate modeling 
5. 3.1 The acceleration factor estimation 
It is impossible to test semiconductor packages in a real application due to the generic 
higher reliability of the packages; instead, the accelerated stress tests should be used 
in order to generate failures earlier.  If the failure mechanism is consistent between 
field application conditions and the accelerated test conditions, then the acceleration 
factor models can be developed to estimate the reliability life and the failure rate of 
the packages in the field.   
The acceleration factor of combined stress factors can be the product of the accelera-
tion factor for individual test stress factor, as described in Chapter 4, as long as the 
failures can be attributed to the same failure mechanism.   
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In many applications, the acceleration factors calculated are often based on the histor-
ical data for the Ea and other parameters, which might not be accurate especially with 
advancements in the material development processes.  In many conditions, new cha-
racterization should be done to verify the model parameters.    
5.3.2 AF modeling for multiple failure mechanisms 
It is well documented that the acceleration factors for a single failure mechanism can 
be the product of individual acceleration factors under specific stress factors, e.g. the 
total acceleration factor under temperature and voltage stresses can be expressed as   
tv AFAFAF .=          (5.15) 
Where tAF is the acceleration factor for temperature stress; 
 vAF is the acceleration factor for voltage stress. 
In reality, if there are two or more failure mechanisms,   the calculation for the total 
AF will not be straightforward.   
Assume FM1 and FM2 are two failure mechanisms observed in an accelerated stress 
test.   For failure mechanism I, the number of failures observed is
1f
n ; for failure me-
chanism II, the number of failures observed is 2fn , the acceleration factors are calcu-
lated for the two failure mechanisms, assuming 1AF  for FM1 and 2AF for FM2 












































n  can be the number of failures observed or expected. 
If 0
21
== ff nn , then there is no failures observed.  There is no meaning to calculate 








=          (5.17) 
If 0;0
21
≠= ff nn or 0;0 12 ≠= ff nn , then there is only one failure mechanism, so







>> , it can be assumed there is one dominant failure mechan-
ism, then 21 AForAFAF =  
If
21 ff






























AF    (5.18) 
The number of failures observed from the accelerated stress testing or its bounds can 
replace the Chi-square value.     
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In many cases, there is only one dominant failure mechanism even if there are mul-
tiple failure mechanisms observed, in which case the calculation can be simplified to 
serve as a model for single failure mechanisms.  
5.4 Case studies 
In order to estimate the failure rate at random failures, first, the number of failures 
shall be available or their bounds must be estimated.   As discussed, there are some 
issues with the Chi-square approach.  Second, the acceleration factors between the 
stress test conditions and the use conditions must be determined.  The acceleration 
factor is usually calculated from either an empirical formula.  If the uncertainty of the 
acceleration factor is large, the failure rate calculated will be meaningless.  It is im-
portant to obtain an accurate acceleration factor between the test conditions and the 
use conditions.   
In order to obtain enough failure data under the test conditions, the test intervals must 
be selected to allow for an accurate mathematical representation of the failures 
through the entire stress period.  Large number of samples must be selected to 
represent the population.  A minimum of 3 to 5 test intervals must be defined for each 
test condition over the stress period.  During the test, within each test interval, at least 
1 to 3 failures are preferable to be obtained; the more failures that are observed, the 
better the estimation of the failure rate will be.  In the following sessions, several case 
studies are discussed.  All the tests are done on the package level, which means the 
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studies do not focus on the second level solder joint failures that are well-known for 
their wear-out fatigue failures. 
5.4.1 Reliability and failure rate estimation of RCPs 
Figures 5-2 and 5-3 show the schematic diagram and bottom view of the RCPs used 
in the test.  The experiments are conducted using a test-to-failure approach under 
thermal cycling conditions.  The units are taken out for functional testing at an inter-
val of 250 cycles. The functional failures detected will be analyzed to determine the 
failure mechanism.  The conditions of temperature cycling tests are  -40 
o





C to 150 
o
C.  The number of failures observed is listed in Table 5-1. The key 
failure mechanism is Cu trace cracking (Figure 5-43) in the dielectric layers, there can 
be multiple cracks in each sample, the number of failures is counted by the number of 
samples failed, not the number of the cracks.  Sometimes the cracking can even go 
deeper into the silicon to cause further damage (Figure 5-5).  
 




Figure 5-3 Bottom view of the RCP package 
 
Figure 5-4 Cracking trace in the dielectric 
 
















Using MINITAB, the failure data 
tions, (Figures 5-6 and 5-




5-1 Reliability testing results of RCPs 
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is plotted in the Weibull and exponential di
7).  The Weibull plot typically can fit well with any kinds of 





rate.  For instance, exponential distribution is best fit for a constant failure rate and 








































































Figure 5-7 Exponential distribution plot of the failure data observed in RCPs 
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C fit well in both Weibull and 
Exponential distributions.  The shape parameter  β  in the Weibull plot is around 1-
1.6, showing a weak trend of an increasing failure rate.  The failure data can be 
processed as a constant failure rate indeed since  the exponential distribution can de-
scribe the failure data very well, the Mean-Time-to-Failure (MTTFs) under the two 
test conditions (in exponential distribution) are 98001 cycles and 50350 cycles re-
spectively.   
5.4.1.2: AF and failure rate estimation 






















, so the constant 52.2=n  















AF                 (5.19) 
Assuming a constant failure rate, Table 5-2 lists the comparison of the failure rate 
calculated from Chi-square, the number of failures observed, and the bound estima-




Table 5-2 Failure rate estimation 
TC conditions Total # of 
Failures, 
fn  
Failure Rate Calculation, FIT 
Average Fail-
ure Rate using 
fn  
Failure rate by 
2χ (upper 
limit) 
Failure rate limits 










C 16 20018 30380 (14850, 25200) 
 
Apparently, the Chi-square approach gives a higher failure rate estimation in compar-
ison to other approaches. The ( )1/ −± fff nnn approach provides a much tighter 
bound estimation of the failure rate.   Additionally, if one uses the qualification test 




C thermal cycling conditions for 
1000 cycles, the failure rate using fn =3 is calculated to be 7317 FIT;  and 37805 FIT 
using Chi-square value with degree of freedom of 8 and 12491 FIT using the new 
( )1/ −± fff nnn  approach.  The failure rate estimation is different from the results 
after 2000 cycles (Table 5-2).  It demonstrates that a test-to-failure approach will help 
provide a tighter interval since there are more failures observed over time.  The more 
failure data that is collected, the more accurate the estimation of the failure rate will 
be.  
Table 5-3 demonstrates the bounds for the number of the failures observed.  Obvious-
ly, the approach using ( )1/ −± fff nnn is much tighter than other approaches.  
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Table 5-3 Confidence bounds estimation using various approaches 







































9,25 9,25 9,25 10,25 12,20 
 
5.4.2  Reliability and failure rate analysis of FCMMAP modules 
The FCMMAP package studied in this case is one type of system-in-package (SiP) 
module, the device is designed as a daisy chain device in order to monitor the integri-
ty of the package structure during the accelerated stress testing.  The package cross-
section is shown in Figure 5-8.  Temperature cycling tests are conducted to study the 
reliability performance of the module, and Table 5-4 summarizes the failure data col-
lected.  The dominant failure mechanisms are an interface delamination failure seen 





Figure 5-8 FCMMAP module cross section 
 
 




Table 5-4 Failure data for FCMMAP modules 
Temperature Cycling 
Intervals 











0-250 cycles 0 0 
250-500 cycles 0 0 
500-750 cycles 1 11 
750-1000 cycles 2 7 
1000-1250 cycles 0 0 
1250-1500 cycles 2 0 
1500-1750 cycles 3 4 
1750-2000 cycles 1 5 




5.4.2.1 Failure distributions 
The failure distribution analysis of Weibull and exponential distributions are shown 
in Figures 5-10 and 5-11.  From the Weibull plot, clearly two different failure rate 




C shows an increas-
ing failure rate where the shape parameter 1>β  , however an approximate constant 




C conditions, where 1≈β  . 
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Table of Statistics
TC:-40C to 125C
TC: -65C to 150C
Weibull 
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TC: -65C to 150C
Exponential 
 
Figure 5-11 Exponential plot of the failure data (FCMMAP) 
5.4.2.2 Failure bound estimation 
The failure rates are the reverse of the MTTF value of exponential distribution and 
are summarized in Table 5-5.  
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Table 5-5 Failure rate estimation 
TC Conditions Total # of 
failures, 
fn  






by 2χ   
Failure Rate In-
tervals 










C 27 65217 89928 (52427,78007) 
 
As shown in previous section, the calculation based on the Chi-square estimation 
gives a high failure rate which means that the bounds are wider,   as shown in Table 
5-6, Chi-square gives the widest bounds, and ( )1/ −± fff nnn  provides the tightest 
bounds, which is better.  
Table 5-6 Failure bound estimation for FCMMAPs 











































5.4.3  Reliability testing on Power Quad Flat Non-lead (PQFN) packages 
A different package technology, PQFN packages (Figures 5-12 and 5-13), is tested to 
evaluate the reliability. The package technology has been qualified using the standard 
qualification tests and the results are clean (Table 5-7).  
Table 5-7 PQFN product qualification summary 
Stress Tests Test Conditions Results (#Rej/SS) 




C/85%RH; 96 hrs 0/231 (3 lots) 
Temperature Cycling -65 
o
C to 150 
o
C; 500 cycles 0/231 (3 lots) 
High Temperature Storage 175 
o
C; 504 hrs 0/144 (2 lots) 




C; 408 hrs 0/231 ( 3 lots) 
Early Life Failure Rate Ta=150 
o
C; 24 hrs 0/2400 ( 3 lots) 
 
 




Figure 5-13 Top view of PQFN packages 
Temperature cycling tests of two test conditions are applied to the samples. Table 5-8 
shows the failure data summary.  Interestingly and not surprisingly, many failures 
show up after 1000 cycles.   
All of the failures are due to current sense failure (a functional failure), which is 
caused by the silicon degradation. The failure data is analyzed and fit into the Weibull 
plot (where the shape parameter )7>isβ , which shows a very strong, worn-out fail-
ure mechanism (Figure 5-14).   
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Table 5-8 Failure data for PQFN package (current sense failure) 
Temperature Cycling 
Intervals 










0-250 cycles 0 0 
250-500 cycles 0 0 
500-750 cycles 0 0 
750-1000 cycles 0 0 
1000-1250 cycles 1 4 
1250-1500 cycles 2 16 
1500-1750 cycles 8 18 
1750-2000 cycles 13 11 
































Shape Scale C orr
Table of Statistics
TC: -50C to 150C
TC: -65C to 150C
 
Figure 5-14 Weibull plot for the PQFN failures during thermal cycling test 
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The failure distribution analysis is summarized in Table 5-9.  The Weibull plots under 
the two test conditions are in parallel which means the same failure mechanism in this 
case.  
Table 5-9 Weibull plot data summaries for the PQFNs 
TC Condi-
tions 
Cycles-to-Failures ( CI @ 95% CL) 















































=∆ . Here CT
o
t 215=∆ and CT
o
a 200=∆ .  If using the η  value (63.2% 
fail) as the criterion, then the power exponent n  is calculated to be 3.25.  Similarly, 
when the cycles to 1% cumulative failure percentage (CFP)  are used,  39.2=n .   
The dependence of the n value on the CFP percentage is summarized in Table 5-10 
and is not significant.  
Table 5-10 n value using various CFP percentage 
Parameters AF Parameters (Coffin-Manson Model) 
1% Failure 2% Failure 5% Failure η (63.2% 
fail) 
AF 1.19 1.2 1.22 1.27 




During the qualification tests of the PQFN packages, the passing condition is  500 




C with zero failure.   Assuming the failure data follows a con-
stant failure rate and if we use a Chi-square approach, where 99.52 )05.0,2( =χ , then the 
failure rate can be calculated as 26043 FIT.  If we assume that a reasonable AF is 14, 
then the failure rate in the field is about 1929 FIT.   However, by using the test-to- 
failures approach,  it is obvious that the failure is increasing and that the assumption 
of using a constant failure rate is not appropriate,  then the failure rate at 500 cycles 
using a Weibull analysis will be around 910 FIT under testing conditions and approx-
imately 65 FIT at use conditions.  There is a large difference in the failure rate esti-
mation between using a constant failure rate approach and using the actual increasing 
failure rate approach.  
A different product is packaged in a similar PQFN platform.  Some of the data ob-
served under isothermal air-to-air thermal cycling is shown in Table 5-11.  
Table 5-11 Isothermal cycling results of PQFN parts 
Test Types Test Duration Fail/Pass Failure Mode 
Thermal Cycling  
(-65 
o
C to 150 
o
C) 
200 cls 1/239 IGSS failure 
500 cls 2/237 IGSS failures 
1000 cls 1/236 IGSS failure 
 
The failure analysis has concluded that a silicon manufacturing defect (poor PHV im-
plant) led to IGSS and IDSS leakage. The failures are randomly distributed and can 
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be expressed as exponential distributions ( )1≈β  (Figure 5-15).  CSE failures are also 

































Shape Scale C orr




Figure 5-15 Failure data probability plot (two failure mechanisms) 
Figure 5-15 clearly shows two failure mechanisms. The shape parameter β of the 
Weibull distribution is 0.94 for IGSS failures, showing an approximate constant fail-
ure rate.   The failure rate is estimated to be tN ⋅× /104 9 =16800 FIT under the stress 
conditions.  The exponential distribution fitting gives a FIT value of 19140.  Howev-
er, the Chi-square estimation will give a failure rate of 38284 FIT which is much 
higher than expected.   
 5.4.4  Field failures of products (PLCC packages)  
Field failures of PLCC packages are studied in this section.  The number of failures 
from two lots is summarized in Table 5-12.  There are a total of eight failures in Lot 1 
and five failures in Lot 2, and the maximum life data available in the field is ten 
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months.  The failure analysis is completed with the returned parts and all of them 
showed voids at the interface of the metallization contacts in the silicon, a stress mi-
gration failure phenomenon due to defects in silicon manufacturing.  The total sam-
ples in the field are 30,000.  
Table 5-12 Field failure summaries for PLCC packages 
Months in 
the field 
Number of Failures Note 
Lot1 Lot2 




2 0 0 
3 0 0 
4 1 0 
5 3 0 
6 0 1 
7 1 0 
8 1 2 
9 1 1 
10  1 
Total units 
shipped 
5000 25000 Total 
units:30,000 
 
A thermal cycling test was conducted and the same failure mechanism was observed 
with respect to the field failures.  Under a thermal cycling condition of -65 
o
C to 150 
o
C, there are two failures observed out of a total of160 units tested.  The use condition 







5. 4.4.1 Failure distribution 
The failure data from the field is plotted in the Weibull and Exponential papers (Fig-
ures 5-16 and 5-17). When analyzing the data using a Weibull analysis, the shape pa-
rameter β  is around 1.2 which is very close to 1(showing a good fit in the exponen-
tial plot).  The characterization life η is estimated to be 5862 months. When using ex-
ponential distribution analysis, the failure data fit well with the straight line, with a 























































Figure 5-17 Exponential distribution of failures of PLCC packages 
5.4.4.2 Failure rate estimation 
For a Weibull analysis, the failure rate will be dependent on the time in the field ap-














tRateFailure       (5.21) 
















Assuming the failure follows an exponential distribution, and using a standard failure 
rate definition, the number of failures is 13, the total unit time can be estimated at 
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Obviously,  using the failure rate calculated from the Chi-square value always overes-
timates the failure rate in comparison to the expected failure rate.  The approach using 
the proposed approach gives a 78 FIT, which is closer to the measured mean data. 
5.5 Discussions and summary 
Semiconductor components can fail for many reasons. In some cases, the failures can 
be due to the defects in design or materials used, in other cases, the failures can be 
due to the defects in manufacturing and the environmental conditions.  Typically, the 
majority of the field failures are defect driven and largely  due to design, whereby 
structure and materials are often eliminated or reduced through design for reliability 
(DFR) practices or relentless reliability tests.  Case studies demonstrate that exponen-
tial distribution is appropriate for analyzing the failure data from field applications or 
stress tests.  
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It is easy to plot any failure data in certain probability plots, like Weibull and Expo-
nential distributions.  However, it is important to review the failure data and decide 
what failure distribution will be used for the analysis.  A shoot-from-the-hip approach 
will produce confusing results. It is necessary to obtain the failure trend or failure rate 
analysis.  
In the industry, failure rate estimation typically will be done even without failures ob-
served, by adopting the 2/2 )1,22( αχ −+fn method to replace the observed or expected 
number of failures.  However, it is impossible to start any distribution analysis when 
there is zero failures observed.  There will be no knowledge about the failure mechan-
ism and failure trends with zero failures.    In order to have reasonable prediction of 
the failure rate, it is important to have at least 2-3 failures to start with.  Moreover, the 
confidence bounds of the number of the failures can be estimated using the
1/ −± fff nnn  approach.   Testing and field results show that the new approach 
provides the tightest confidence bound based on the number of failures observed. It 
can provide better interval estimation for the failure rate as well. In addition, the esti-
mation of the confidence bounds will provide us with a more realistic estimation for 
the failure rate, instead of the point estimation or the upper bound using the Chi-




6. RELIABILITY ASSESSMENTS USING A KNOWLEDGE-
BASED TEST APPROACHES 
6.1 Introduction 
During accelerated stress tests, the types of stress tests are chosen based on expected 
failure mechanisms, use conditions and package materials.  The test conditions are 
usually based on JEDEC standards or the lifetime required of the package in the field.    
Typically, the objectives of reliability studies are to assess the reliability, understand 
the failure mechanisms, fix the design/material/process issues if there are any, and 
improve the overall reliability performance of the package.   It is preferred that quali-
fication tests are completed with zero failures.  
If there are zero failures at the end of the qualification tests, it does not demonstrate 
there will be zero failures in the field.  Indeed, with zero failures, it is impossible to 
gain much knowledge about the failure mechanisms in field applications, let alone 
estimate acceleration factors and predict the failure rate.     The worst scenario is us-
ing reliability models based on zero failures to predict the use life in the field with no 
knowledge of the actual failure mechanisms.    
The disadvantage for the stress-based package reliability approach is that the tests are 
not designed to collect failure data and develop reliability models associated with the 
failure mechanisms.  In reality, the same tests will be conducted again and again 
147 
 
when new packages are developed.   However,    little knowledge will be obtained 
about the lifetime of the applications in the field.    
In order to assess and predict the reliability and failure rate in field conditions,   the 
reliability studies shall focus on testing the packages to the point of failures.  The 
failure information can then be used to evaluate the reliability life margin, and 
predict the failure rate characteristics.    
In this Chapter, the test-to-failure approaches will be applied to the package devel-
opment activities.  One case will focus on a high density thermally enhanced BGA 
(TEBGA) package development, another case will focus on the reliability assess-
ments of RCP packages.   The studies will demonstrate that the test-to-failure ap-
proach provided much more information than the traditional approaches. In addition, 
the data will help us to fully characterize the reliability performance of the package 
technologies. 
6.2 Reliability assessment and prediction of TEBGA packages 
6.2.1 Introduction 
The TEBGA package technology utilizes a build-up substrate in which the circuitry is 
built on the top of a copper heat spreader.  High density micro-vias are manufactured 
to connect different layers in the substrate.  The stiffness of the copper heat spreader 
will reduce the substrate warpage, then improve the yield and board level reliability.  
A strong interface adhesion is presented among the dielectric layers, copper metalli-
zation and the heat spreader.  The majority of the substrate thickness is copper heat 
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spreader.  The silicon processes used in the test vehicles are Cu interconnects and 
low-k dielectrics.  
The package and the cross section views of a TEBGA package using the wire bond-
ing technology are shown in Figures 6-1 and 6-2.   The packages possess a high 
thermal dissipation capability and can dissipate upto fifteen watts at a case tempera-
ture of 115 
o
C.    The complexity of the silicon device (8-layer metallization) and 
substrate structures (up to four layers) present many challenges for the package to 
meet the designed reliability performance.     With little knowledge about the inte-
ractions between the new substrate technology and the complex silicon technology 
available, the package posts a high level of reliability risks.  Table 6-1 shows the 
comparison of different cavity down substrates.  The inner layer dielectric (ILD) 
delamination and cracking failures are shown in Figures 6-3 to 6-6.  A large number 
of failures is observed during the pre-certification tests, as shown in Table 6-2.  All 
of the failures are due to die cracking and inner layer dielectric cracking.  Table 6-3 




Figure 6-1 Top and bottom view of TEBGA packages 
 




Table 6-1 Comparison of various types of TEBGA packages 
Category Laminate (BT Pre-
preg) TEBGA 
Tape TEBGA Build-up TEBGA 
Concept Multi-layer Circuits 
laminated to stiffen-
ing ring, then to a 
heat spreader 
Single or two 
metal layer tape 
laminated to a 
heat spreader 
Multi-layer build-
ups on a heat 
spreader 
Dielectric Tg, ° C 180 375 175 
Moisture absorp-
tion, % 
0.4 2.4 1.6 
Dielectric thick-
ness, µm 
50  50  32  
Circuit adhesive Required Not required Not required 
Stiffener Not required Required Not required 
Via diameter, µm 250 50 100 
Via capture pad, 
µm 
400 165 200 
 







Table 6-2 Die/thin film cracking failures observed in pre-qual tests 
Test  No. of Fail-
ures 







7 failures Opens and shorts. 250 Cycles  





2 failures opens 96 hours 





1 failure open 250 hours 
2 failures Open and short 500 hours 
 
 




Figure 6-5 Die edge cracks and chipping 
 
Figure 6-6 FIB image showing the inner layer cracking/delamination 
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Table 6-3 Possible failure mechanisms expected from the TEBGA package reliability tests [Yang & Bernstein, 2008] 
Failure Cate-
gory 
Failure Mechanism Driving Forces 
Die Inner layer dielectric 
and thin-film crack-
ing and delamination 
CTE mismatch; passivation materials; die sizes; edge micro-cracks from the wafer 
sawing; thermal mechanical stresses. 
Die cracking/ passi-
vation cracking 
Mechanical loads during the processing; defects induced in wafer saw processing; 
thermo-mechanical stresses. 
Die attach Interface delamina-
tion 
Surface contaminations; oxidation and moisture absorption; voids at the interfaces; 
thermal mechanical stresses.  
Wire bonding Broken wires/lift 
wires 
Thermal mechanical stresses; wire bonding loop profiles; bonding parameters; stress 
conditions; bonding pad metal contaminations; die surface delamination.  
Bonding pad crater-
ing 
Wire bonding defects; CTE mismatch and pad metallization/stack-ups; Wire bonding 
parameters. 
Substrates Via cracking Substrate Tg; CTE mismatch; stress concentrations; moisture ingression; adhesion 
strength degradation.  
Interface delamina-
tion 
Substrate Tg; material CTE mismatch; poor substrate process controls;  moisture ab-
sorption; Interface adhesion strengths; stress loads.  
Solder mask cracking Surface flaws and stress concentration; mechanical damages and CTE mismatch.  
Dielectric cracking Copper trace layouts; copper surface roughness; dielectric material properties; CTE 





Failure Mechanism Driving Forces 
Encapsulation Encapsulant cracking CTE mismatch; stress concentration; stress loads and material properties.   
Encapsulant interface 
delamination  
CTE mismatch; stress concentration due to defects; material properties; moisture ab-
sorption; interface adhesion degradation; interface contaminations; passivation mate-
rials.  
Solder joint  Solder joint fatigue 
cracking 
CTE mismatch; pad surface finishes; solder materials and test conditions. 
Missing solder balls Handling; CTE mismatch; pad surface finishes and contaminants; mechanical im-




As proved, one of the dominant failure mechanisms for the low-k Cu die is ILD or 
thin film cracking.  The failures can happen during the wafer preparing processes or 
the package assembly [Yang et al., 2006; Scherban et al., 2001; Fan et al., 2005 and 
2008].    The inner layer thin film cracking or die cracking is mainly caused by the 
edge chipping and micro-cracks.  These failures are highly dependent on the die siz-
es and package types [Hong, 1992].  There is a dependence of the die edge cracking 
seen in FCBGA packages on wafer sawing processes.  It is found that the energy 
release rate increased significantly when the initial die edge defect sizes increases.  
However, the size of initial die edge defects can be tolerated if the right packaging 
materials are applied [Mercado and Sarihan, 2003].  Moreover, the rigidness of the 
substrate used in the package will significantly influence the stress magnitude and 
distribution on the die.  Although Cu interconnects are increasingly favored over 
aluminum interconnects for the performance improvement of the devices, the tech-
nology is more likely to have reliability risks and to cause failures [Stolarska and 
Chopp, 2003].  A large amount of reliability test data is collected for TEBGA pack-
ages using 0.18 µm Al metallization silicon where there are no catastrophic failures 
observed [Yang et al., 2004].   However, The silicon devices built with Cu low-k 
metallization processes posted unexpected challenges  because of 
(1) Eight-layer Cu metallization in the silicon.   The top metal layer is much 
thicker than the typical layers underneath to reduce the IR-drop.  Also, 
Cu had a tendency to cause issues during wafer sawing.  The test pads 
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and metal structures in the scribe street are prone to introduce the chip-
ping during the sawing.  
(2) The large package size and die size.  Higher stresses are associated with 
large die sizes and package sizes.  
(3) Substrate technology with thick Cu layers, including the variation of di-
electric materials and the substrate cavity machining processes, can affect 
the evenness of the die attachment surfaces and stresses on the die 
6.2.2 Key failure mechanisms 
A high failure rate due to die-edge cracking or ILD and thin film cracking are ob-
served during the package reliability studies.  Extensive failure analyses reveal the 
cracking starts at die edges, then extends into the thin film interfaces.   Figures 6-7 
and 6-8 show the die cracks seen on the die surface and the thin film cracking (from 
FIB analysis).  The key driving forces that influence the die cracking failures are 
investigated in this section,  including the wafer sawing,  assembly processes and 
materials, and thermal mechanical stresses  due to the mismatch of the CTEs of the  




Figure 6-7 Die cracks seen on the die surface 
 
Figure 6-8 A cross section view of thin film delamination at interfaces 
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6.2.3 Materials and methods 
6.2.3.1 Package and silicon attributes  
The substrates under tests are unique in terms of their structure and manufacturing 
processes.  A machined cavity in the substrate is milled for the die placement.  
Built-up circuit layers and dielectric layers are about 0.2 mm in thickness compared 
to a 0.8 mm thickness of the metal heat spreader.  The CTE of the substrate is not 
far different from that of Cu (e.g. 16 ppm/ 
o
C).  However, the impact of the CTE 
mismatch between the die and the substrate will be significant on the package war-
page and the stress distribution during the assembly process and the subsequent 
stress tests.  
Two different package sizes are investigated in this study, one is 35 mm ×  35 mm 
and the other is 45 mm ×  45 mm.  The thickness of the packages is about 1.49 mm 
for both package sizes.  The test devices had an 80 µm minimum width of the scribe 
street.  The bonding pad structure is an Al cap on the Cu metallization.  The bonding 
pad pitch is 40 µm /80 µm.   Figure 6-9 shows the bond pad layout and Figure 6-10 
shows the cross-section of the bonding interfaces.    A combination of maximum of 
layers of Cu in the silicon,  a high copper density at the scribe street and a large 
package / die size will present many challenges to the reliability performance of the 
packages.  Table 6-4 lists the attributes of the test samples.  Figure 6-11 shows a 




Figure 6-9 Bond pad layout and pitch rules 
 
Figure 6-10 Bond pad structure (Al cap above Cu stack-up) 
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Table 6-4 Package and device attributes 
Type Item Attributes 
Packages Type EBGA 












  level inter-
connects 
Au bonding wires 
Ball count 1140 672 





count & thickness 
4 layers & 0.99 mm 
Silicon Die size 15 × 15 
mm
2 
12.5 ×  12.5 
mm
2 
No. of bonding 
pads 
1400 900 
Die thickness 15 mil (381  µm) 





Figure 6-11 The stack-up diagram of the substrate technology  
As mentioned, the dielectric layers and metallization layers are much thinner than 
the Cu heat spreader in the substrate.  The thick Cu heat spreader will influence the 
stresses on the die surface or the die edge significantly.  In addition, a large stress 
will be experienced on the die surface and die edges due to the CTE mismatch of the 
packaging materials. 
6.2.3.2 Assembly modules of the assembly process 
Figures 6-12 and 6-13 show the complete assembly process flow.  Some of the key 
processes are described below. 
 






Figure 6-13 TEBGA package assembly process flow
 (1) Wafer back grinding and sawing
The wafer sawing process 
the die itself.  The defects
centration points for future package failures.  
scribe streets will increase the 
edges during the wafer sawing process.    
edge from the wafer sawing process 
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-Part II [ASE, 2004
  
can introduce serious defects to the die edges as well as 
, such as chipping and micro-cracks, will act as stress co
The presence of test structures at 
possibility of peeling and chipping defects 
Examples of chipping defects at the die 









Figure 6-14 Chipping touching the guard ring 
 
 
Figure 6-15 Test pads and the chipping at the scribe street 
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(2) Die attachment 
The die attachment materials and their curing process are important to the levels of 
the stress on the die. The key process control factors include the bonding line thick-
ness, the voids of die attachment adhesives, and the fillet height.   The surface flat-
ness of the substrate cavity will also affect the overall bonding line thickness, the 
die tilting angle as well as the fillet height.  The surface of the cavity shall be flat 
but with a certain roughness to have a strong bond with the die.  Figure 6-16 high-
lights the die and die attachment elements. 
 
Figure 6-16 Demonstration of die attach elements 
 (3) Wire bonding  
166 
 
During the package assembly, three different loop profiles are designed to meet the 
bonding wire density needs and the specification of the solder ball stand-off height 
after reflowing [JEDEC, 2005].  Because of the single tier structure of the sub-
strates, there is a great challenge to balance reliable wire bond contacts and the 
overall package specification, e.g. solder ball stand-offs.   Wire sweep failures can 
be a factor to consider too. The bonding parameters can introduce cracking or dam-
ages on the die. 
(4) Liquid encapsulation 
Encapsulation materials have very different CTE and Young’s modulus values 
compared to the silicon.  As a result, a large thermal mechanical stress can be gen-
erated on the silicon, during the encapsulant curing process and stress tests.  Low 
stress encapsulation materials are generally preferred to reduce the stress on the die 
and prevent failures such as die cracking.    
(5) Solder ball attachment and reflowing 
During the solder ball attachment process, the packages will need to go through a 
peak temperature shock as high as 245-260 
o
C during the solder reflowing process.  
Thermal stress generated during the reflowing process can introduce various fail-
ures.   
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6.2.3.3 Experimental set-up and descriptions 
To fully characterize the failure mechanism mentioned above, first of all, a fishbone 
diagram is studied (Figure 6-17) and second, a hypothesis study is conducted and 
the critical factors suspicious of causing die-edge cracking are shown in Table 6-5.  
Top suspects are associated with local damages on the die edge, as well as the stress 
generated during assembly.    Moreover, assembly materials and geometry varia-
tions in the die attach process can affect the stress distribution on the die significant-
ly.  A series of studies are conducted to validate the hypothesis listed.  In addition, 
the board level solder joint reliability is proceeded to understand if missing ball fail-
ures are a long term threat to the package reliability performance.   
 
Figure 6-17 Fishbone diagram for the root cause analysis of die cracking failures 
168 
 
Table 6-5 A hypothesis summary for the die cracking and thin film cracking failures 
Category Potential causes Data to support Data to refute 
Substrate cavity flatness is 
not meeting spe-
cification 
die cracking; the 
substrate cavity 
surface not flat 
no die backside 
cracking seen. 
BLT is within 
specification.  
cavity wall is too 
close to the die 
edge 









UBGA not shown 
die cracking. 
 Similar sub-
strates are not 

















the cracks are not 
seen at corners 
but at the die 
edges where de-





fore any stress 
testing. Excessive 
chipping is seen. 
All manufactur-
ing data are under 
control.   




No die backside 
cracking seen.  
wafer sawing 
damage 
damages on the 
die edges; die 
edge cracking; 
thin film delami-
nation failures.  
Standard wafer 
sawing process 





Die edge cracking 
and ILD delami-
nation failures. 
No visual defects 




Category Potential causes Data to support Data to refute 
touching etc.) line control. No 
wire bonding 
damages.  
Die attach curing 
temperature 
die cracking. curing parameters 





die cracking seen 
at the end of line 
curing parameters 
are within spec. 
Test stress die size/die thick-
ness ratio con-
cerns 
die cracking. Not all the pack-




die cracking. Not all the pack-
ages seen failures.  
Silicon Silicon top metal 
layers changes 




tion seen at the 
bottom metal lay-




Die cracking  No issues with 
incoming check 
and handling. 
Die size is too 
large 




(1) Wafer sawing studies 
Failure analysis demonstrates that chipping defects from the wafer sawing are the 
initiation points of the die cracking and the inner layer dielectrics cracking.  The 
cracks will extend with the help of the die-edge tensile stress associated with the 
CTE mismatch between the packaging materials and the process control,  such as 
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the fillet height of the die attach adhesives.  In order to reduce the damages from the 
wafer sawing process, a dual step sawing approach is evaluated.  During the 
process, the first step is to cut into the scribe street at a desired depth instead of cut-
ting through the silicon, then followed by cutting through the wafer using a narrow-
er blade.  The theory is to reduce the impacts of cutting through the metallization in 
the scribe streets on the edge of the die.  A narrow blade in the first cut will signifi-
cantly reduce the impacts.  Figure 6-18 illustrates the top view of the die surface 
with information of the scribe width and test structures in the scribe street.  Test 
structures are seen on both 80 µm and 240 µm scribe streets.  The guard ring is ap-
plied to prevent the peeling or the cracking of the live die area.  Key sawing factors 
including blade grit sizes, cutting kerf widths, feed speeds, blade RPMs and first 




Figure 6-18 Schematic diagram of the test chip showing the scribe street 






Blade type A B 
Blade Grit 
size 
2-4 µm 2-4 µm 
Kerf width 25~30 µm 20~25 µm 
Feed Spreed 35 mm/s 35 mm/s 
RPM 45k 45k 
Cutting 
Depth 
10 mil (254 
µm) 





Additionally, several studies focusing on wafer sawing schemes are carried out to 
understand the mechanics of the die-edge cracking and find the solutions to prevent 
the failures.  The studies are described below. 
(1) A wider scribe street study.  By simulating a wider scribe street, the buf-
fer distance between the guard ring and the die edge will be larger, and 
the assumption is that there will be higher levels of tolerances to  die 
edge damages during the wafer sawing processes.   
(2) A study of sawing using resin blades.   Resin blades are soft and com-
pliant compared with diamond blades in the wafer sawing process.  In 
theory, the stress on the die edge will be smaller if using resin blades, 
then  less damages on the die edges will be introduced during the sawing 
process. 
Temperature cycling tests are one of the methods to activate the die edge cracking 
and inner layer dielectric cracking failures.   Besides the functional tests, CSAM is 
able to detect the cracking/delamination failures (sample images shown in Figures 
6-19 and 6-20), even for very fine cracks underneath the die surface.   However, the 
functional test often showed few failures compared with the CSAM analysis.   It 
means the die cracking and inner layer dielectric cracking will not necessarily trans-




Figure 6-19 A CSAM showing the die cracking/thin film delamination at the die edge 
(small) 
 










 (2)  The impacts of encapsulation and die attach materials 
Referring to the package structures, one of the significant factors affecting the stress 
on the die is packaging materials, including the encapsulant and the die attach mate-
rials.  There is a significant CTE between the silicon and those assembly materials.  
As a result, the thermo-mechanical stresses will be generated on the die during the 
assembly processes and subsequent stress tests.  Low stress encapsulation materials 
and die attach materials are evaluated through FEA simulation.   An example of the 
FEA model is shown in Figure 6-21.  
 
Figure 6-21 A 1/8 FEA model of the package 
(3) The impact of package substrate variations 
A variation of the substrate stack-up is studied using the FEA approach and empir-
ical studies.  The key structures and dimensions are described in Table 6-7.  Be-
sides the dimension variations, the biggest differences between the structures are 
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the manufacturing processes of the cavity where the die will sit.  The assembly 
materials and parameters are exactly the same.     
Table 6-7 Package dimensions for the simulation study 
Components Package 
Attributes 
Package size, mm ×  mm 45× 45 and 35×
35 
Die size, mm ×  mm 12.5 to 15.4  
Cavity size, mm ×  mm 14 to 16.7  
Cu thickness under the die, 
mm 
0.387 to 0.466 
Cu heat spreader thickness, 
mm 
0.786 
Solder mask thickness, mm 0.023 to 0.046 
Cu/Dielectric thickness, mm 0.141 to 0.186 
 
6.2.4. Experimental results and discussions 
The reliability testing results from the package qualification tests is shown in Table 
6-8.  The temperature cycling test is effective to pick up the failures and in seeing 




Table 6-8 Test results of package qualification 
Stress Types Conditions Test Results 
(# of failures /total sample 
size) 











12/230. Die edge cracking 
is the failure mechanism.  
Unbias HAST 100 hrs at 130 
o
C/85% RH 0/119. 
High temperature bake 1000 hrs at 150 
o
C 0/231. 
Board level temperature 
cycling test 
TC ‘X’: 1000 cycles (-40 
o
C  to 85 
o
C) 
0/38 after 1000 cycles.  
TC ‘J’: 3500 cycles (0-100 
o
C) 
0/30 after 7000 cycles. 
 
In this section, the results from various studies to understand the failure mechanisms 
and root causes will be discussed. 
6.2.4.1 Impacts of dual-step wafer sawing approach 
A high die cracking failure rate (over 10% @ 90% CL) is seen with TEBGA pack-
ages using a single step wafer sawing scheme during the pre-qualification study.   
By converting to a dual-step wafer sawing process, which cut through the first  
depth of 5-10 mils on the scribe street and then finish the cut using a narrow blade, a 
much lower failure rate (in the range of  2-3% @ 90% confidence level) is reported.  
Although the improvement is obvious,  it demonstrated that sawing damages and die 
cracking failures cannot be eliminated by only optimizing the sawing schemes and 
parameters.   Figures 6-22 and 6-23 show the die edge cracking observed after a 
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temperature cycling test.  In some cases, the cracks existed before the encapsulation 
process in the assembly (encapsulant is seen inside the crack lines). 
 
Figure 6-22 Die edge cracking seen after decapping 
 




















Besides the sawing schemes, the blade dressing process is found to be critical to 
maintain clean and controlled cutting edges.  Experimental results demonstrate that 
a blade dressing is required to be done every twenty five wafers.  
6.2.4.2 The influence of increasing the width of the scribe street  
The majority of the die cracking failures is seen in the narrow scribe street (80 µm).   
A proposal to increase the scribes from 80 µm to 160 µm is evaluated.  The imple-
mentation is carried out by sacrificing one column of dice adjacent to an 80 µm 
street in the wafer to make a 160 µm scribe street.  The scribe of finished dice will 
have a 160 µm width on one side and a 240 µm scribe width on the other.  As a re-
sult, the dead silicon area between the die edge and the guard ring is about 70 µm 
and 110 µm respectively.  A total of 205 units are assembled and sent for reliability 
testing.  Fifteen units from 205 sample units are seen die cracking right after 250 
cycles of the temperature cycling test, and another twelve units fail after 500 cycles 
of the temperature cycling test, an additional two units fail after 1000 cycles.    
The error bound for the number of failures at each of the test intervals can be calcu-
lated based on Eq. [5.14].  Taking a 250-cycle period as a time interval, 15 failures 
are observed in the first interval.  Using the Eq. [5.14], the bounds for the failures 
observed are 11 to19 failures for the same time interval.  In the second 250 cycles 
interval, 12 failures are observed within the estimated bounds and the failure rate is 
considered to be constant.  However, the number of failures drops significantly after 
500 cycles of thermal cycling.  The majority of the failures is seen before 500 cycles 
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with a constant failure and a very low number of failure numbers is seen between 
500 and 1000 cycles.   It is possible that the failures can be screened. 
6.2.4.3 Study of resin blades 
The wafer sawing using the resin blade presents the best sawing quality in terms of 
the kerf width control, the size and the number of chippings on the die edges (Figure 
6-24),  , especially in the area where metal structures are presented.   In this study, a 
total of 113 samples are built with the dice cut using resin blades and sent through 
the temperature cycling test.  There are total four failures after 1000 cycles and the 
bounds for the number of failure at 1000 cycles intervals is 2 to 6.  The reliability of 
the package is significantly improved with a failure rate of 2400 FIT based on an 
acceleration factor of 7.3 of a 0-70 
o
C use conditions. 
The dominant failures are due to the initial defects of micro-cracks after the wafer 
sawing process.  The wafers sawed using the resin blade show a higher reliability 
after the temperature cycling test.  It demonstrated, with the right type of sawing 
blades and optimized dual step sawing parameters, die cracking and inner layer thin 
film dielectric cracking failures can be reduced or eliminated.  The resin blades used 
in the wafer sawing process present robust results.  Table 6-9 summarizes the failure 
rate calculated from resin blade study and wide scribe study, resin blades perform 




Figure 6-24 Visual images of the defects after the wafer sawing using resin blades 
Table 6-9 Summaries of the dual step wafer sawing studies 
Studies (Dual step sawing) Failure Rate Reliability bounds 
Diamond blade study 9.417E-5 0.9243-0.9621 
Resin blade study 5.213e-5 0.9561-0.9826 
Wide scribe study 0.0003 0.8585-0.9268 
  
6.2.4.4 Impacts of package attributes 
FEA results validate that the large tensile stress is located at the edges of the die for 
both 35 mm and 45 mm TEBGA packages.  Similar die principle stresses are shown 
on the die surface during thermal cycling tests.  It also demonstrates that the impact 
Edge chipping










of the substrate size on the stress distribution on the die is minimal.  However, an 
alternative TEBGA package with different dielectric materials and thinner copper 
heat spreader thickness and different cavity milling process generates smaller tensile 
stress on the die.   Experimental results of the revised TEBGA substrate show a 
much lower failure rates due to the die cracking and ILD failures.  The difference on 
the die surface stress distribution is due to the change of Cu heat spreader thickness 
and the cavity features of the substrates.  Figure 6-25 shows an example of the  
stress distribution on the die for TEBGA packages with thick Cu heat spreader.  
 
Figure 6-25 Die placement contour under thermal cycling tests 
It should be pointed out that the stress obtained in all cases is no way large enough 
to break a perfect silicon unless the silicon is flawed and micro cracks pre-existed 
before the stress applied.  The presence of the die edge chippings and peelings 
helped introduce the failures, the higher stress generated did not help either.  It 
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should be mentioned that the die cracking failures are not observed in similar parts 
using an Al metallization silicon.  Instead, it shows a very stable and a clean sawing 
edge and there is no subsequent die cracking failures found after the assembly and 
after the stress tests.   
6.2.4.5 Impacts of assembly materials for encapsulation and die attachment  
In theory, low stress die attach and encapsulation materials will reduce the stresses 
on the die and then reduce the possibility of die cracking failures.  Table 6-10 shows 
three types of die attach and encapsulation material studied. 
Table 6-10 Low stress die attach and encapsulation material properties 
Encapsulant Categories Material properties 
A Modulus, Mpa 9.4231221.531174.0 2 ++− TT  
CTE, ppm/C TTTE 4323.00022.0063 23 +−−  
B Modulus, Mpa TTT 64.2822176.10013.0 23 +−  
CTE, ppm/C TTTE 6616.0004.0065 23 −+−−  
C Modulus, Mpa TTT 78.4388653.1002.0 23 +−  




E Modulus, Mpa TTT 01.128572.00006.0 23 +−  
CTE, ppm/C TTTE 6717.00054.0067 23 −+−−  
F Modulus, Mpa Te 0153.065200 −  
CTE, ppm/C 138 
G Modulus, Mpa TTTE 4209.90402.0054 23 +−−  




The finite element study shows the low stress encapsulation materials will help re-
duce the substrate warpage and then the stress on the die significantly.   Type C die 
attach materials generated the smallest warpage on the packages.  The combination 
of the type A encapsulant and the type C die attach material generated the smallest 
stress on the die surface.  The application of low stress materials will reduce the 
risks of the die cracking and thin film cracking failures.    The accurate stress analy-
sis with corner/biomaterial interfaces involved can use a fracture mechanics based 
approach to predict the failures [Fan et al., 2001].  
6.2.4.6 Impacts of the assembly process 
The fillet height of the die attach materials as well as the substrate cavity flatness 
are identified as two key process factors which can introduce the failures.  The cavi-
ty milling process during substrate manufacturing creates cavity surfaces with a 
high peak area in the center and the pin-wheel like effects, as shown in Figures 6-26 
and 6-27.   The potential risk of the cavity flatness variation is interfacial delamina-
tion and bonding line thickness variations, and the variation of the fillet height.  Fi-
nite element analysis shows if the fillet height is over 95% of the die thickness, the 
tensile stress will be significantly increased (Figure 6-28).    Failure analysis demon-
strates that several failed units have fillet heights over 93%-100% of the die thick-




The limitation of the die cavity flatness is controlled at ~2 mil to reduce their im-
pacts on the process variations.      The cavity profile /flatness with a large die size 
results in a much poorer die attach control.  
 
 
Figure 6-26 A scanning contour showing the substrate cavity  










Figure 6-27 Cavity surfaces of TEBGA substrates 
 
Figure 6-28 Impact of the die fillet height on the die stress of TEBGAs 
Bonding Line Thickness: 50 um, 75um and 100 um;


































































6.4.4.7 Solder joint reliability assessment 
The ball shear or pull tests are usually used to measure the quality of the solder 
joints in BGA packages.    However, the ball shear and pull tests will not guarantee 
good solder joints.        
In order to demonstrate the solder joint reliability of the packages, especially the 
observation of missing balls during the assembly and test processes, the packages 




C.   The life at the accelerated conditions 
can be extrapolated to the use conditions by using a reasonable acceleration factor.   
Table 6-11 lists detailed information of test vehicles used in board level thermal 
cycling.  
The cycles to failure data is listed in Table 6-12.  There are total 24 samples failed 
and 8 units suspended at the end of 10000 cycles. The failure mechanisms are con-




Table 6-11 Test packages, boards and conditions used in SJR study 
Test Packages 
Package Body Size 45 mm-TEBGA 
Die Dimensions 10mm ×  10mm 
Solder Ball Diameter 650 um 
Solder Resist Opening (SRO) 400 um 
Solder Ball Land Type (SMD, 
NSMD) 
SMD 
Solder Ball Pitch 1.00 mm 
Solder Ball Metallurgy Eutectic – 63Sn/37Pb 
Substrate Number of Layers 4 ( 3 + 1 Grounded Heat Spreader ) 
Substrate Thickness 0.99mm 
Solder Resist Opening Surface Finish ENIG 
Test Board Information 
Board Dimensions 298 ×  216 ×   2.4mm thick 
Dielectric Material FR-4 
Board Stack-up 6-layer (1.0 oz Copper layer) 
Solder Pad Diameter 18mils +/- 2mils everywhere 
Solder Pad Type Metal Defined 
Board Solder Pad Surface Finish HASL 
TEST CONDITIONS  
Sample Size 32 packages / 4 boards 
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Temp Cycle Range 0 to 100 
o
C 
Temp Cycle Duration 10-min ramp; 15-min dwell 
Failure Criteria Method Event Detection: 1000-ohm per 
IPC9701  
Resistance Measurement: 15% net 
increase 
 
Table 6-12 Solder joint failure data for TEBGA packages ( 45 mm x 45 mm) 
Number of 
Devices 
Cycles to failure Censor 
24 9965. 8891, 8965, 9121, 9347, 9280, 9275, 
8060,9482, 9546, 8154, 9371, 9033, 9845, 9758, 
8438,9740,9875,9518,7838,9694,9508,8564,8595, 
Fail 
8 10000 (8) Not fail 
 
Both Weibull plots and lognormal plots of the solder joint failure test data are 
shown in Figures 6-29 and -30.  The failure data fit both distributions very well.  
The  shape parameters of the Weibull distribution is over 15 which means that the 
failures  happen in a short time duration and distribute close to each other.   The 
MTTF of the distribution is about 9500 cycles. Overall, the solder joint reliability is 
robust. 
 
Figure 6-29 Log-normal plot of the solder joint failure data for TEBGAs







The failure data can be collected 
question is if there are any differences 
ures.  Figure 6-31 plots 
ure data at fixed test intervals
Based on the discussions in 
gies, the field life of the package 
Figure 6-31 Reliability analysis using periodic resistance data (every 1000 cycles)
6.4.4.8 Failure rate estimation
As discussed in Chapter 5, p
ure unit (FIT), which is defined a
parts of hours/cycles.   The failure rate for the die cracking and the thin film 
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at interval readings and analyzed as well
in comparison to the exact number of 
the original data in a different plot using the periodic fai
, from which a similar conclusion can be drawn
chapter 4, in comparison to similar package technol
can be predicted using the AF models.
 
ackage reliability failure rate can be measured by a fai
s the number of expected device failures per billion 












ing failures under use conditions (0 
o
C to 70 
o
C) is calculated and listed in Table 6-
14  using an acceleration factor of 7.3.   The results demonstrate that there is a clear 
decreasing failure rate of the data under both conditions.  The failures caused by wa-
fer sawing is screenable. 
Table 6-13 Failure rate estimation from TEBGA test results 
Number of cycles  Failure Rates (per 1000 cycles) 
Resin blade Diamond blade 
250  0.937 2.163 
500 0.238 0.488 
1000 0.24 0.29 
 
6.2.5 Discussions 
The root causes of the die cracking/ILD cracking failures are initiated by the defects 
induced from the wafer sawing.  Through the adoption of low impact wafer sawing, 
coupled with the issues from the die attach fillet height control and application of 
low stress materials, the impact of the defects can be controlled and reduced.  New 
samples build using the improvement plan pass all the required reliability requests 
and provided customers a low failure rate for the lifetime of the product in the field.  
The estimation of the failure rate in the field applications provides confidence for 
reliability performance in the field. 
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 The failure rate trend for the die cracking and ILD delamination is random and a 
constant failure rate can be demonstrated.  The prediction of failure rate in the field 
applications will be estimated based on the reliability assessment results.   
 6.3 Reliability assessment of RCPs 
6.3.1 Introduction 
The package technology studied in this session is one type of WLCSPs which is con-
structed using singulated die instead of a wafer.   The technology eliminates wire 
bonds or flip chips bumps, with simplified assembly processes.  The key advantages 
of the packaging technology include: 
• Package size reduction.  
• Integrated  package substrates 
• No bonding wires or flip chip bumps needed 
• Technology flexibility 
The assembly process started by placing large number of singulated die  on a panel 
(e.g. 200 mm circle plate) using pick-and-place equipment.  The encapsulant is then 
screen printed to hold the die motionless on the panel so the alignment can be made 
during the I/O build-up process.    The dielectric layers and thin film Cu metallization 
will be developed above the encapsulant to construct the circuits.   
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Figure 6-32 shows multiple packages in a panel carrier.  Figure 6-33 shows the sche-
matic diagram of a package.  
 
Figure 6-32 A panel with CSP packages 
 
Figure 6-33 Stack-up view of the CSP package structure 
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6.3.2 Key failure mechanisms 
During the package development, three key failure mechanisms are identified, includ-
ing dielectric cracking failures, Cu trace cracking and the interface delamination be-
tween the EGP and encapsulant.    
6.3.2.1 Dielectric cracking 
The dielectric cracking seen in the build-up layers is shown in Figures 6-34 and 6-35.  
The cracking line is seen along the Cu traces underneath.   In many cases, the dielec-
tric cracking on the surfaces are only cosmetic issues and might not be detectable by 
functional testing.   
 





Figure 6-35 Dielectric cracking near the ball pads 
6.3.2.2 Cu trace cracking 
Cu trace cracking failures are the dominant failure mechanism observed from thermal 
cycling tests.    One of the examples related to the Cu traces cracking failures is 
shown in Figure 6-36.  
The Cu trace cracking failures are related to the package design and layout, e.g. the 
trace density, the turning angle of the traces, and the structure of the embedded 
ground plane (EGP).  The failure site of the Cu trace cracking is always near the edge 
of the EGP.  A straight angle (depicted in Figure 6-37) can prevent the Cu trace 
cracking failures.  The layouts of the Cu traces in the dielectric layers are critical to 





Figure 6-36 Cu trace cracking in build-up layers 
 
 
Figure 6-37 Layout optimization of the Cu traces in the package 
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6.3.2.3 Interface delamination 
One of the unique structures in packaging technology is the EGP (an example show-
ing in Figure 6-38).  The EGP is made of etched Cu and embedded in the dielectric 
materials to improve the stiffness of the package, reduce the package warpage as well 
as enhance thermal dissipation capability.    The   interface adhesion between the 
EGP, the dielectric/encapsulation materials and EGP designed are critical to prevent 
the delamination failures.  Figure 6-39 shows a CSAM image with the interface de-
lamination observed.  
 
 




Figure 6-39 EGP layer delamination failure (CSAM) 
EGP interface delamination failures might not show up as functional failures,   but it 
is considered to be a high risk factor for the package reliability.  The focuses of the 
failure mechanisms in this assessment are the Cu trace cracking and interface delami-
nation.  These two failure mechanisms are usually correlated with each other.   
6.3.3 Materials and methods 
6.3.3.1 Test vehicles 
For component reliability studies, two different package sizes with similar structures 
are studied. One is 9 mm ×  9 mm 2-layer package and the other is the 17 mm ×  17 




Table 6-14 Package attributes of RCPs 
Categories Test vehicles 
Package size 9 mm ×  9 mm 17 mm ×  17 mm 
No. of metal lay-
ers 
2 layers 2 layers 
Die size 110 µ m bond pad 
and 130 µ m pitch 
150 µ m bond pad 
and 225 µ m pitch. 
Package thickness 0.65 mm 0.65 mm 
Solder alloys 0.5 mm pitch 1.0 mm pitch.  
 
Table 6-15 Assembly information for the board level reliability study 
Category Attributes 
Package size 17 mm ×  17 mm 
Ball count and pitch 208, 1.0 mm pitch 
Die thickness & die size 360 µ m & 6.81 mm ×  9.2 mm 
Solder sphere and solder paste SnPbAg (63/35/2) & SnPb 
Dielectric thickness 90 µ m 
Package pad information 0.65 mm pad diameter/0.5 mm pad 
opening 
Board pad information 0.5 mm pad diameter/0.625 pad open-
ing 
PCB thickness 0.62” 
 
For the board level reliability study, specially designed daisy chain packages with 1.0 
mm ball pitch are studied when mounted on boards.  The board information is shown 
in Table 6-15.  During the board level testing, the daisy chain resistance will be moni-
tored in-situ so the failures will be detected real time.  The failure criteria are 90% 
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increase in the daisy chain resistance value.   In addition, the finishes of two different 
board pad surfaces are studied. One is Cu OSP finish and the other is NiAu surface 
finish.  
 6.3.3.2 Experiments set-up and descriptions 
Thermal cycling tests are effective methods to activate the failure mechanisms men-
tioned in the previous section.  In this study, the samples are sent through an MSL3 
preconditioning test with a reflow peak temperature of 260 
o
C, then followed by air-
to-air-thermal-cycling (AATC) tests.   Two different thermal cycling conditions will 








C.    The units will be 
periodically taken out for electrical tests in order to evaluate their reliability.   The 
stress testing approach is test-to-failures.  For the component level reliability study, 
the samples are from three lots with 77 units per lot. 
6.3.4 Experimental results discussions 
6.3.4.1 The acceleration factors 
Cu cracking failure is identified as the dominant failure mechanism during the ther-
mal cycling tests.  Tables 6-16 and 6-17 show the failure data collected for 9 mm ×  9 
mm packages.    The number of failures observed under both thermal cycling condi-
tions can be described in an exponential distribution, as shown in Figure 6-40.  The 









Cycle interval # Failure/# Pass 
0-250 cycles 2 
250-500 cycles 0 
500-750 cycles 6 
750-1000 cycles 1 
1000-1250 cycles 1 
1250 cycles + (suspended) 223 





Cycle interval # Failure/# 
Pass 
0-200 cycles 1 
200-400 cycles 4 
400-600 cycles 2 
600-800 cycles 1 
800-1000 cycles 3 
1000 cycles + (suspended) 226 
 
In Figure 6-40, the distribution plots of the failure data clearly demonstrate a constant 
failure rate under both AATC conditions.  Using the MTTF value (shown in  Figure 
6-40), the acceleration factor for the Cu cracking failure mechanisms under the two 
test conditions can be described as a function of the temperature range of the thermal 







































Figure 6-40 Exponential plot of failure data under two TC conditions 
The acceleration factor for the Cu cracking failure mechanism without considering 






















AF , n is 
estimated to be 10.7. 















AF         (6.1) 
which might not be the best choice to predict the MTTF life at use conditions if as-
suming the same Cu trace failure mechanism expected in the field.  It is a model de-
veloped based on the data from AATC and LLTS.  In reality, LLTS environment is 
not typically present.  
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6.3.4.2 Failure rate estimation 
Two lots of 9 mm ×  9 mm packages are tested under -40 oC/125 oC AATC condi-
tions.  The failure data is recorded in Table 6-18.  The tests are suspended after 1250 
cycles instead of 1000 cycles for qualification needs.  There are a total of 3 failures 
observed in Lot A and 3 failures in Lot B.  The overall number of failures is 6 units 
after 1250 cycles.  Total sample sizes are 236 and 239 respectively for Lot A and Lot 
B. 
Table 6-18 Failure data for 9 mm ×  9 mm packages under thermal cycling tests 
Cycle Intervals Lot A Lot B 
0-250 cycles 1 1 
250-500 cycles 0 0 
500-750 cycles 1 1 
750-1000 cycles 1 0 
1000-1250 cycles 0 1 
1250 cycles+ (suspended) 233 236 
 
When the failure data is plotted in both Weibull and exponential paper, a good fit is 
shown for both types.  It shows that the exponential distribution can describe the fail-
ure data trends very well.   The Exponential plot is shown in Figure 6-41. A constant 
failure rate can be used for the failure data analysis.  
Assuming a constant failure rate and using the Eq. [5.14], the upper bound of the 





conditions is estimated to be 15300 FIT using the upper bound value.    Based on the 
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Figure 6-41Exponential plot for the failures under thermal cycling test 
6.3.4.3 Comparison of the reliability performance between WLCSPs and FCMMAPs 
A 9 mm ×  9 mm flip chip FCMMAP package is studied under the -40 oC to 125 oC. 
AATC condition and the failure data is summarized in Table 6-19.  
Table 6-19 Failure data for FCMMAP packages under AATC condition 
Cycle interval # Failure 
0-250 cycles 0 
250-500 cycles 0 
500-750 cycles 0 
750-1000 cycles 0 
1000-1250 cycles 2 




Considering the test result within the interval (1250 cycles), the estimated upper limit 
of the number of failures is 4 using the Eq. [5.14], and the failure rate can be esti-
mated to be around 18300 FIT, which is close to the estimation for RCPs under the 
test conditions (690 FIT at use conditions).   
Considering only the qualification specification which required that 1000 cycles have 
zero failures, then the FIT can be estimated to be 650 FIT.  The failure rate will be 
lower than it really should be.  The technology has a similar predictive failure rate. 
6.3.4.4 Solder joint reliability performance 
6.3.4.4.1 The acceleration models  
To study the solder joint reliability performance under thermal cycling conditions, 9 
mm ×  9 mm redistributed chip packages are mounted on PCBs.   All the devices are 
tested to failure during the study. The number of failures is presented at equivalent 
time intervals, e.g. 200 cycle intervals.   The cycles to failure data are shown in Table 
6-20.  The Weibull plot of the failure data is shown in Figure 6-42.  Using estimated 








C  for the solder joint failures is calculated to be 
2652/1361=1.95.  Assuming the influences from cycle frequency and the maximum 
temperature follows the assumption used in lead free solders, then the power expo-
nent  n can be calculated as 0.94.  So the acceleration models for the redistributed 






































AF   (6.2) 
If using the models developed in Chapter 4 for lead free solders, the model can be 




































AF    (6.3) 
Table 6-20 Failure data observed from BLR study 
Cycles Interval, 
cycles 





0-400 0 0 
400-800 0 0 
800-1200 0 5 
1200-1600 1 10 
1600-2000 7 1 
2000-2400 10 NA 
2400-2800 13 NA 
2800-3200 9 NA 
3200-3600 2 NA 
3600+ 0 0 
 
Figure 6-42 Weibull plot of cycles to failures from 9 mm 
In order to confirm if the same model can be applied to other similar packages, 17 
17 mm redistributed chip packages 
studied.  Using the Weibull tools, the analysis results 
Using the characterization life, the acceleration b
which is much bigger than the AF of the same conditions for the 9mm 
packages.  It is obvious that 




with similar package structures and BOM
are summarized in 
etween A and C is 5787/2000=2.9
×
the same models can have issues to be applied to these 






Table 6-21.   
, 




Table 6-21 17 mm x 17 mm WLCSPs with 7 mm x 9 mm die size 






C to 100 
o
C 4320 5787 
B -40 
o
C to 125 
o
C 1245 2860 
 





































AF    (6.4) 
6.3.4.4.2 The effect of the surface finish of the pads in the solder joint 
The number of cycles of the packages (9 mm ×  9mm) are obtained when mounted on 
the PCBs with different pad surface finishes.  The details of the failures are listed in  
Table 6-22.  
The failure data is then plotted in the Weibull paper and shown in Figure 6-43. Al-
though there appears to be some reliability life improvement from NiAu finish to Cu 
OSP, the improvement of the NiAu pad surface finish over the Cu OSP finish is about 
1.12x, which is not statistically significant.  More data might be needed to assess the 
impact of the pad surface finishes.   In addition, when evaluating the impact on the 

















Figure 6-43 Impact of surface finish on the solder joint reliability performance
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 SJR failures data on two pad surface finishes 
 






Cu OSP NiAu 
-400 0 0 
-800 0 0 
-1200 0 0 
-1600 1 1 
-2000 7 0 
-2400 10 7 
-2800 13 13 
-3200 9 14 
-3600 2 8 







The test-to-failure approach is applied in order to understand the failure characteris-
tics and failure rate trends.  Both component level and board level reliability perfor-
mance are investigated.  
Cu trace cracking is the dominant failure mechanism observed in the study of compo-
nent reliability,  its failure rate is described as a constant failure rate.  In addition, the 
AF model for the failure mechanism can be described as a function of the ratio of the 
temperature range.  Using this model, the number of cycles to failures can be esti-
mated for the various parts under the use conditions.  
The AF model for the solder joint reliability confirms the findings described in Chap-
ter 5.   
In addition, the test-to-failure approach demonstrated its efficiency and will be 
adopted in future package reliability assessments.  
6. 4 Summary 
In the field of semiconductor packaging, reliability assessment is always important 
for understanding failure mechanisms and fixing issues.   Most importantly, it helps 
generate data to predict the reliability performance of packages under use conditions.  
However, in many cases, reliability testing does not fulfill the tasks of predicting re-
liability performance and failure rate estimation.  
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In this Chapter, the reliability assessment for two packaging technologies is dis-
cussed.  To go beyond the qualification conditions,  the focus is the test-to-failure  
method so that we can  predict reliability and failure rates in field conditions.   
Although the ultimate goal is to have zero failures at the end of the qualification tests,  
it is valuable in research to actually have failures, even if it is only two or three fail-
ures.  Failure data provides knowledge about failure mechanisms and failure rate.   If 
enough test conditions are applied, then AF models will be obtained for future relia-
bility prediction.  
The traditional test-to-pass approach does not have the advantages mentioned above.  
In addition, the failure rate based on zero failure tests does not provide accurate fail-




7. END-OF-LIFE RELIABILITY STUDIES OF FLIP CHIP 
BUMPS UNDER POWER CYCLING CONDITIONS  
7.1 Introduction 
Flip chip technology is one of the most advanced and high performance packaging 
technologies used today.    Figure 7-1 describes a schematic diagram for a flip chip 
BGA package.   Inside a FCBGA package, the solder bumps are the interconnects be-
tween the die and the substrates and  are the key element for a  robust package.  In 
order to protect the bumps from fatigue failures, underfill materials are applied to fill 
in the gap between the die and substrate in order to protect the bumps by absorbing 
the thermal mechanical stresses generated during testing or field applications.       
 
Figure 7-1 A diagram showing a flip chip package 
The flip chip bumps are formed through a very complicated process, and will vary if 
different bump materials are used.   Figure 7-2 shows an example of the bumping 




Figure 7-2 An example of bumping processes (plating processes) 
Both UBM structures and bump materials will affect the interface material reaction 
and the interface microstructures,   and will influence the bump reliability.  The UBM 
usually consists of the seed layer (Ti), the adhesion layer (Cu) and the barrier layer 
(Ni).   During the bumping process and subsequent assembly processes later on, the 
Ni and Cu contents in the UBM structure will react with the solder alloys to form the 
(Cu,Ni)Sn intermetallic compounds (IMC) which are necessary  for good and strong 
bonds between the solder and the UBM layers [D. Li et al., 2006; H. Lu et al., 2006; 
R. S. Sidhu et al., 2007].  However, much thicker IMC layers will degrade the inter-
face strength [H. W. Chiang et al., 2006; G. Y. Jang et al., 2005; M. H. Lu et al., 
2007; J. O. Amistoso and A. V. Amorsolo, 2008] as well.   On the substrate side of 
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the bump joint, eutectic solders on  the Cu pads of the substrates will form the solder 
joints with the bump materials  Figure 7-3 showed a typical solder  joint between the 
die and the substrate.   
 
Figure 7-3 An example of a solder joint between the die and the substrate 
Underfill materials, as expected, significantly improve the bump reliability under 
thermal mechanical cyclic conditions.  However, underfill materials can transfer the 
stress to the die and significantly increase the risks of die and passivation failures, 
even the low-k dielectric materials in the silicon.  Improper underfill materials will 
introduce other critical failure mechanisms in the die and low k dielectrics.      
In addition, there are tremendous challenges to achieve highly reliable solder bump 
interconnects, especially with the following: 
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 (1) the scale down trend for bump dimension, bump pitch and height 
(2) the changes of types of  bump UBM structures and  bump materials  
(3) the adoption of the extra low-k Cu die  
(4) the complexity  and thickness of the substrates 
7.2 Review of solder bump reliability 
A majority of the bumps in clip chip packages are made of solder alloys, either eutec-
tic SnPb solders, high lead solders or lead free solders.  Different bump materials will 
require unique UBM structures and dimensions, and even the underfill materials will 
be different too.   
The reliability performance of the flip chip solder joints involve many unknown risks 
due to the small dimension and weak structures involved.    
[Kim et al., 2005] describes that the formation of the IMC layers at the interfaces of 
solder bumps are critical and the grain coarsening does a major role to the crack 
growth of the solder bumps.  [Wang et al., 2004] describes that the strength of Sn(Cu) 
bumps  will depend on the microstructures at the interfaces and that the Sn (Cu) sold-
er joints performed better than the eutectic solder in terms of shear strength.  [Zhang 
et al., 2009] shows kirkendall voids will attribute to further IMC growth at the joints 
and the thickness of the IMC layers will degrade the interface strength of the bumps.  
[Yoon et al., 2004] reports that more reliable UBM stability can be achieved with a 
thicker Cu adhesion layer at the UBM structure. The shear strength will increase as 
well.  [W. Chen et al., 2007] shows that the UBM thickness and dimension had im-
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portant effects on the solder bump shear strength and reliability performances under 
the thermal cycling conditions.  However, larger UBM and thicker UBM tend to in-
troduce higher stresses.   [Lu and Plumbridge, 2007] study the solder bump perfor-
mance under thermal cycling and aging conditions and observe that repeated cycles 
will cause crack initiation on the surface of the solder bumps, and later the cracks will 
penetrate into the interior of the bumps.  A higher cooling rate and a lower tempera-
ture peak of the profile will help reduce the cracks on the other hand.  In addition, 
prolonged isothermal exposure will only result in micro structural coarsening and no 
cracking in the solder bumps. The typical bump reliability studies focus on the per-
formance of thermal cycling.  However, few studies are focusing on the reliability life 
and the prediction models of the bump joint reliability.  
In this Chapter, the reliability performance of flip chip solder bumps will be studied 
through power cycling tests.  Iso-thermal cycling tests (or thermal cycling) are tradi-
tionally used to detect any failures related to the CTE mismatches among the packag-
ing materials.  However, there will be no thermal gradient inside the packages during 
the test, including the solder bumps.  Power cycling test, on the other hand,   will see 
thermal gradients inside the packages during the tests.  Most importantly, power cycl-
ing tests are the closest tests which simulate field applications.   
Because of the failure, detection for flip chip bump joints are not as straightforward 
as expected.  Traditional component level thermal cycling test combined with period-
ic automated test engineering (ATE) test will not be able to detect the bump failures 
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effectively.  In the studies, the performance of the package/devices under tests will be 
monitored in-situ.  
7.3 Test vehicles and experimental descriptions 
7.3.1 Packages under testing 
Three different package sizes are evaluated and the detail package attributes are 
summarized in Table 7-1.    
Table 7-1 FCBGA package attributes  
Attributes Items FCBGA I FCBGA II FCBGA III 
Package size (mm x mm) 25 ×  25  33 ×  33  27 ×  27 
Package ball count 468  820  1588 
Die size (mm x mm) 6.7× 8.3 12.8× 12.8 14.8 ×  10.8 
Sub layer structure 6L (2/2/2) 8L (3/2/3) 8 L (3/2/3) 
Underfill materials UF_L1  UF_L1  UF_L1 
UBM size (µm) ~95 ~95 ~95 






Bump diameter and height, 
µm 
116 µ m; 90 µ
m. 
118 µ m; 90 µ m. 120 µ m; 95 µ
m 
Substrate thickness, µm 1.1 1.1 1.2 
Min. bump pitch, µm 180 180 180 
Substrate core thickness, 
µm 
800 800 800 
UBM structure  Ti/Cu/Ni  Ti/Cu/Ni  Ti/Cu/Ni 




In addition, a variation of underfill materials is applied to evaluate the impacts on the 
bump performance.  The assembly processes are the same for all the test vehicles.    
7.3.2 Test set-up & descriptions 
Temperature profiles are one of the most important factors for power cycling tests.   
Similar to typical thermal cycling profiles, the temperature profiles in power cycling 
will define the temperature range, the peak temperature the devices will operate, the 
ramp rate and the dwell time at peak  and low temperatures.  Table 7-2 shows an ex-
ample of power cycling profiles.   Two maximum temperature values are studied in 




C which is the maximum temperature the 




C which is close to the Tg of the 
underfill materials.   
In power cycling tests, FCBGA packages are mounted in the application boards 
which are then inserted into the testing systems.  Each card will operate individually.  
The thermal profiles will be controlled by running program scripts constantly.  The 
specially designed program scripts can power on and off the devices in order to 
achieve desired temperature profiles.   An example of the application board with the 
package mounted is shown in Figure 7-4.  An example of temperature profile in a 
power cycling test is shown in Figure 7-5 with a test cycle time of ~15-17 minutes per 
cycle, where the dwell time at the peak temperature is around 5 -7 minutes.   The fail-
ure will be recorded when the system cannot execute the desired performance.  For 




Figure 7-4 An image of the application board used in power cycling tests 
 
Figure 7-5 An example of the power cycling profile 
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Table 7-2 Power cycling conditions 
Package sizes Power cycling profiles Remarks 
Condition 1 Condition 2 
25 mm ×  25 mm 
packages 
Cycle time: 15 minutes;  
Peak temperature: 95 
o
C;  
Low temperature: 35 
o
C 
Dwell at peak temperature: 5-7 
minutes;  
Ramp up rate: 0.4-0.5 
o
C/sec. 
Cycle time: 15 minutes;  
Peak temperature: 70 
o
C;  
Low temperature: 45 
o
C 
Dwell at peak temperature: 
5-7 minutes;  
Ramp up rate: 0.4-0.5 
o
C/sec. 
33 mm ×  33 mm 
packages 
Cycle time: 15 minutes;  
Peak temperature: 107 
o
C;  
Low temperature: 27 
o
C 
Dwell at peak temperature: 5-7 
minutes;  
Ramp up rate: 1.05 
o
C/sec. 
Cycle time: 15 minutes;  
Peak temperature: 60 
o
C;  
Low temperature: 25 
o
C 
Dwell at peak temperature: 
5-7 minutes;  
Ramp up rate: 1.05 
o
C/sec. 
35 mm ×  35 mm  Cycle time: 15 minutes;  
Peak temperature: 105 
o
C;  
Low temperature: 25 
o
C 
Dwell at peak temperature: 5-7 
minutes;  





CSAM techniques are used to help detect any bump failures only when the crack fail-
ures are significant (as shown in Figure 7-6).   However, a cross section analysis shall 
be done to validate CSAM observations.  Figure 7-7 shows a cracked bump near the 





Figure 7-6  Bump failure detection through CSAM 
 
Figure 7-7 Bump cracking failures after 1650 cycles 
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7.4 Data analysis and discussions 
7.4.1 Field failure data assessment 
Intermittent flip chip solder bump failures are reported in the field applications 
(shown in Table 7-3).  The failure analysis confirms the root cause is bump cracks as 
shown in Figures 7-8.   
The time-to-failure data for the first 10 months from Table 7-3 is plotted in Figure 7-
9.   Clearly, the failure data fits the Weibull plot well with a estimated shape parame-
ter of 1.25.  Based on the failure distribution analysis,   the estimated 1% cumulated 
fail time is 5 months,  2% cumulated failure time is 7 months, 5% cumulated failure 




Table 7-3 Field failure summaries of Company B 
Months 
in field 
Number of failures of Product Lots, x1000 
A B C D E F G H I 
0  5     1  7 
1 9 12  4 4 10 1 8 22 
2 18 12  10 12 19 6 10 41 
3 12 10 1 20 28 8 10 21 35 
4 11 8 3 17 11 24 11 9 24 
5 11 37 0 11 20 8 20 7 28 
6 11 35 1 12 15 4 13 7 36 
7 8 33 3 20 15 24 17 9 25 
8 13 46 3 22 12 22 22 22 52 
9 9 33 3 21 14 24 39 18 58 
10 15 54 6 20 30 27 42 16 68 
11 31 79 14 59 24 49 59 17 19 
12 45 80 10 56 31 65 66 10  
13 33 137 10 62 31 78 18   
14 69 185 17 69 40 28    
15 65 238 18 65 13     
16 89 263 17 24      
17 95 270 7       
18 84 52        
19 25         
# of Fail 653 1589 113 492 300 390 325 154 415 











































Figure 7-9 Weibull plot for field failures in 10 months 
The distribution analysis for each individual lot is analyzed and the results are sum-
marized in Table 7-4.   
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Table 7-4 Weibull analysis summary for lots listed in Table 7-3 
Lots  Life at Certain CDF %, Months 
1% 2% 5% 10% MTTF 
Lot A (β=1.51) 4.76 7.57 14.1 22.66 91 
Lot B (β=2.07) 6.9 9.68 15.17 21.46 56.24 
Lot C (β=2.8) 6.83 8.76 12.2 15.8 31.4 
Lot D (β=1.7) 5.6 8.44 14.6 22.3 74.4 
Lot E (β=1.52) 4.32 6.84 12.6 20.23 80 
Lot F (β=1.75) 6.07 9.06 15.45 23.3 75.3 
Lot G(β=2.1) 6.2 8.65 13.5 19.02 49.3 
Lot H (β=1.17) 3.02 5.48 12.1 22.3 139 
Lot I (β=1.18) 3.8 6.86 15.1 27.9 179 
Average 5.3 6.9 13.9 21.7 86.2 
 
Obviously, the shape parameters of the failure data from each lot are larger than 1,  
indicating a wear-out failure mechanism for most of them.  However,   a couple of 
lots did show shape parameters close to 1 (Lots H and I), which can fit well in an ex-
ponential distribution and be described as a constant failure rate.  The possible reason 
for that phenomenon is that the variation of the use conditions in the field made the 
failure trends shown up as a constant failure rate even though individual bump fail-
ures are fatigue induced.  For instance, each failure unit might go through different 
temperature profiles, e.g. peak temperature history and dwell time.  When the number 
of the failures is analyzed altogether, the results show a constant failure rate.  This 
observation supports the constant failure approach even for solder bump failures in 
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the field application.  During lab tests, in general, wear-out failures will be observed 
due to the well controlled test conditions, which mean an increasing failure rate.       
7.4.2 Power cycling test results discussions 
It is found that the solder bump failures are difficult to validate during the traditional 
qualification tests.   In many cases, the failed parts will pass ATE tests unless there 
are significant permanent failures.     However, power cycling tests with in-situ per-
formance monitoring is effective for picking up the failures, even the early intermit-
tent ones.    
7.4.2.1 Power cycling failure data characterization and acceleration models 
(1) FCBGA I packages 
Two power cycling conditions are conducted with FCBGA I packages and Table 7-5 
lists the cycles-to-failure data.  Under power cycling condition of 35 
o
C to 95 
o
C,  
there are total 22 failures observed and 3 units are suspended.  Under power cycling 
condition of  45 
o
C to 70 
o
C, there were a total of16 failures and 9 units were sus-




Table 7-5 Cycles to failures (bump crack) for FCBGA I packages 









Failing cycles:  
313, 381, 422, 449, 468, 485, 514, 571, 
703, 722, 724, 752, 768, 929, 995, 
1018, 1446, 1455, 1767, 1806, 1836, 
1939. 
Failing cycles:  
4512, 5318, 5854, 6992, 7300, 8478, 
8519, 8697, 10203, 11518, 11638, 
11642, 13937, 13941.  
Suspended:  
1018, 3057, 3174, 4804. 
Suspended:  
14753, 15046, 15221, 15251, 15263, 
15526, 15527, 15533, 15548. 
 
Both Weibull and Log-normal distributions are applied to the failure data (Figures 7-
10 and 7-11) and the results are summarized in Table 7-6.  Obviously, the MTTF life 








C conditions.   The acceleration factor is more than 12 between the 
two power cycling conditions.  In addition, both Log-normal distribution and Weibull 
distribution can describe the failure data well, but the difference is not large.   Table 





Table 7-6 Failure distribution parameter summary 
Test Vehicle Distribution Parameters 
Distribution types Power Cycling:  
35-95C 




Weibull β = 2.08 
η = 1154  cycles 
 
β = 2.69 
η = 13046 cycles 
 
Lognormal Loc = 6.83 
MTTF = 1170cycles 
Loc = 9.37 
MTTF = 13982cycles 
  
Table 7-7 Break-down cycles to failures data using Log0normal distribution 










MTTF 1170 13982 
1% fail 187 2949 
5% fail 299 4419 















6.82900 0.686839 0.974 22 3
9.36950 0.593295 0.982 15 9
Loc Scale Corr F C
Table of Statistics
cycles to failure (dT=60C)
cycles to failure (dT=25C)
 




























2.07897 1154.1 0.935 22 3
2.68867 13046.4 0.960 15 9
Shape Scale Corr F C
Table of Statistics
cycles to failure (dT=60C)
cycles to failure (dT=25C)
 
Figure 7-11 Weibull plot of power cycling failures 
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Applying a modified Norris-Landzberg model (E.q. [4.5)),  if using the original mod-
el parameters (n=2 and γ=1616),  the AF will be calculated around 8,  which is about 
34% less than the estimated AF value from the experiment.  Table 7-8 lists the power 
exponent n estimation using Norris-Landzberg model.  It is obvious that the parame-
ter is much larger than the typical n=2 value used.  It is much higher than the value 
estimated for BGA solder joints as well (discussed in Chapter 4).  
The temperature range of the power cycling tests played an important role on the 
bump life time estimation, however, more importantly,  a large impact of the glass 
transition temperature (Tg) of the underfill materials is observed too.     If the maxi-
mum temperature is above the Tg of underfill materials, the protection of the underfill 
on the bumps will be reduced and the bumps will be operating un-protected, which 
will lead to quick solder bump failures.  It can be one of the reasons for the higher AF 
value observed.  The influence of underfill materials on bump reliability will be dis-
cussed later. 
Table 7-8 Power exponent n estimation from N-L models 
N-L Model Parameter,  n 
MTTF 10%  5%  1%  
2.5 2.72 2.76 2.83 
  
(2)  FCBGA II packages 









C respectively.     The cycles to failure data is shown in Table 
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7.9.  Both Log-normal distribution  and Weibull distributions are shown in Figures 7-
12 and 7-13).    The distribution parameters are summarized in Table 7-10.     
Table 7-9 Cycles to failures data of FCBGA II packages 












Failure cycles:  
729, 968, 1000, 1061, 1132, 1382, 1582, 
1596, 1654, 1687, 1742, 1871, 1885, 
1999, 2001, 2049, 2158, 2375, 2469, 
2526, 2550, 2561, 2780, 2803, 3299, 
3444, 3988, 4151, 4435, 7290 
Suspended at:  











Based on the data in Table 7-10, the acceleration factor for FCBGA II packages  is 
calculated to be around 11-12, which is similar to the AF value obtained for 25 mm 
FCBGA I packages.  Using the Norris-Landzberg model approach, the power expo-
nent n is estimated to be 2.23 in terms of MTTF life, which is a little bit different 
from the value estimated for 25 mm FCBGA I packages.    Although there are some 
differences,  the change of the package size does not dramatically affect the AF mod-
els.  Similarly, the life is dramatically improved when the maximum operating tem-
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Table of Statistics
27C /107C ; 5 min. dwell; 1.05C /sec. ramp
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Shape Scale Corr F C
Table of Statistics
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Figure 7-13 Weibull plot of FCBGA II failures 
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Table 7-10 Failure data analysis results 
Temperature 
Range 











C Weibull 33900 
Lognormal 32968 
 
The analysis data from power cycling studies are compared with the field failure data.  
The comparison is shown in Table 7-11.  
Table 7-11 Comparison of field failure data and modeling results 
 






Modeling Data @ use 
conditions (25C-70C; 5 
cls/day), months 
1% 187 cls 2949 cls 5 3 
5% 299 cls 4419 cls 14 4.5 
MTTF 1170 cls 13982 cls 86  14 
 
It shows a large difference when the CPF% is increasing.  The reason could be the 
assumption of the use conditions, or the field failure is following a different distribu-
tion.  The modeling indeed is close to the field data when the CPF% is low.  
7.4.2.2 Influences of underfill materials 
As mentioned earlier, the purpose of the underfill materials is to protect the bumps 
from fatigue failures under thermal-mechanical cycling loads.  However, the impacts 
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of the material properties (e.g. Tg and modulus) on the overall package reliability per-
formance is not clear.  
In this section, two types of underfill materials with different Tg and modulus are 
evaluated.  Table 7-12 listed the key underfill material properties used in the test 
packages.  
Table 7-12 Low Tg and high Tg underfill material properties 
 
Underfill Materials 
Low Tg: 75 
o









Young’s Modulus: 7 Gpa 
CTE: 27 ppm/
o




Young’s Modulus: 9.2 Gpa 
 
When the operating temperature is above the Tg, the underfill materials will exhibit a 
higher CTE and not be able to protect the bumps from the cyclic stresses.    However, 
the advantage for low Tg underfill materials is that little stress will be generated on 
the die and it provides a better protection on the die.    On the other hand, if the Tg of 
underfill materials is high,   the bumps will be protected well at elevated tempera-
tures.  High risks will be present and there will be a high possibility to introduce die 
and passivation cracking failures, especially for low-k or ultra low-k dielectric mate-
rials.    Figures 7-14 and 7-15 show low-k cracks in the silicon due to the use of high 




Figure 7-14 Low-k dielectric / die cracking failures 
 
Figure 7-15 Underfill cracking in flip chip packages 
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33 mm FCBGA II packages are assembled using two types of underfill materials with 
high and low Tg respectively.  The cycles to failures data are recorded in Table 7-13. 
The solder bumps are high lead solder alloys.  The ramp rate is 1.05 
o
C/sec. and the 
peak temperature is about 110 
o
C in the power cycling profiles. The total cycle time is 
around 15-16 minutes per cycle.   
Table 7-13 Cycles of failure data of FCBGAs using different underfill materials 
Underfill Materials Failure cycles 




Failing cycles: 501, 729, 916, 968, 1000, 1061, 
1132, 1232, 1299, 1382, 1141, 1439, 1582, 1590, 
1596, 1596, 1654, 1687, 1688, 1742, 1794, 1871, 
1885, 1936, 1989, 1999, 2001, 2049, 2158, 
2209,2375, 2469, 2487, 2515, 2516, 2526, 2550, 
2561, 2780, 2803, 2846, 2988, 3299, 3385, 3444, 
3988, 4089, 4151, 4435, 7290 
Suspended @: 
4054, 6665, 7415, 7551, 7642, 8225, 8385, 9222, 
10998, 17010  















Failing cycles: 10175, 10975, 11000, 11029, 
11093, 11188, 11235, 11469, 11492, 11830, 11908, 
11949. 
Suspended @: 8635, 10201,10414, 11273, 11786, 





The Log-normal plots of the failure data listed in Table 7-13 are presented in Figure 
7.16.   Obviously, the MTTF life of FCBGA II packages using high Tg underfill ma-
terials is dramatically improved.   In addition, the failure mechanism of FCBGA II 
packages when using high Tg underfill materials is that of the second level solder 
joint failures instead of the bump fatigue failures observed in FCBGA II packages 
when using low Tg underfill materials.  The transition of failure mechanisms transi-
tion shows up as the obvious difference of the slope for the two distributions.   
The hypothesis is that high Tg underfill materials will be able to protect the bump 
better, but post a high warpage of the substrates during the power cycling test.   The 
warpage will apply higher stresses on the second level BGA solder joints, and ulti-
mately cause the failures.   
The effect of underfill materials on Eu solder bumps are studied using a large die and 
substrate structures.  Figure 7-17 shows the Weibull plot of the study.  For the specif-
ic package and die configuration, the life of the solder bumps are extended at least 9 
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Figure 7-16 Distribution plot using low and high Tg underfill materials 
 
Figure 7-17 Impact of underfill materials using eutectic solder bumps 
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7.4.2.3 Influences of bump materials 
When discussing the reliability of solder bumps, the performance of different bump 
materials have to be evaluated.  Bump materials will demonstrate different creep rate, 
strength, and in addition,   affect the interface microstructures and the solder joint life 
ultimately.    
Two most popular bump materials are studied in this section,   high lead bumps 
(95Pb5Sn) and eutectic bumps (37Pb63Sn).   Figure 7-18 and Figure 7-19 show the 
microstructures of the high lead bumps and Eutectic solder bumps at time zero and 
Figures 7-20 and 7-21 show samples after certain stress cycles.  It is obvious that the 
microstructure of both types of materials have dramatically changed after stress tests.  
The grain size grows in both structures.  The high lead bumps show non uniform 
structures but eutectic bumps show more uniform microstructures even after cycling 
stresses.  The high lead bumps show obvious Sn rich regions close to the joint inter-




Figure 7-18 High lead solder bump /joints 
 




Figure 7-20 High lead solder bump after 4500 cycles 
 
Figure 7-21 Eutectic solder bump after 4500 cycles 
33 mm FCBGA II packages using eutectic bumps and low Tg underfill materials are 
studied under power cycling test with a temperature range of 27 
o
C to 107 
o
C.  The 
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cycles to failures data is recorded in Table 7-14.  No bump failures are observed and 
the current cycle counts are well beyond 25000 cycles.   Experimental data shows Eu-
tectic solder bumps will significantly extend the cycles to failures where high lead 
solder bumps will fail much earlier, regardless of what underfill materials used in the 
packages.  
Table 7-14 Cycles to failure data of FCBGA II packages using eutectic bumps 
Cycles to Failures @ 
27 
o
C to 107 
o
C 
Failure cycles: 11154 (substrate cracking), 28056,24881, 
27038, 25413, 28943, 25060, 23913, 29819 
Current cycles: 
22692, 25187, 31089, 23945, 31729, 31993, 23615, 23748, 
30874, 31757, 31493, 31452, 24345, 25010, 24360, 24325. 
 
For a small die and package structure, there is no valid failure observed using eutectic 
solder bumps.  While using a large package and die size structure, the failures are col-
lected, then plotted in Weibull paper, as shown in Figure 7-22.  It obviously shows 
that eutectic solder bumps outperform HL solder bumps at least 5 times using low Tg 
underfill materials.  In addition, the maximum operating temperature dramatically 




Figure 7-22 Reliability of eutectic solder bumps in a large package/die 
7.4.3 Failure rate estimation  
In general, solder bump failures are  described as worn-out failures, which means the 
failures can be plotted in a Weibull paper and the  shape parameters of Weibull distri-
bution will be much larger than 1.   Under controlled isothermal cycling conditions, 
this is absolutely true.   
However, the failure data collected from power cycling tests do not always demon-
strate this assumption.  For example, the estimated shape parameters for both Lots H 
and I  in Table 7-4 are close to  1.  As expected, the failure data fit well in an expo-
nential distribution instead of a Log-Normal distribution, which is different from tra-
ditional worn-out failures.   
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One of the reasons for a good exponential distribution fitting are the large variations 
in the field application conditions.  This means that there can be differences in peak 
temperatures that the parts will experience, including user environments, as well as 
the programs run by the customers which will influence the thermal profiles.   These 
variables will let the parts experience different power cycling conditions in the field.  
In order to assess the hypothesis, studies are carried out using 35 mm ×  35 mm 
FCBGA III packages under power cycling conditions.  Table 7-15 summarizes the 
failure data collected and Figures 7-23, 7-24 and 7-25 show various distribution plots, 
including the Weibull plot and Exponential plots.  
Table 7-15 Cycles to failure data for 35 mm x 35 mm FCBGA III packages 




3640 99 1 Fail 
926 106 1 Fail 
1753 103 1 Fail 
4596 101 1 Fail 
1220 109 1 Fail 
8190 104 1 Fail 
2783 102 1 Fail 
11659 99 1 Fail 
11350 100 1 Fail 
12775 106 1 Fail 






Figure 7-23Weibull distribution of FCBGA III power cycling failures 
 




Figure 7-25 Log-normal distribution of FCBGA III power cycling failures 
For each plot, three fit lines of the failures are presented for FCBGAI, FCBGAII and 
FCBGA III packages.  The targeted power cycling conditions for all three packages 
are similar, however, due to the heating mechanism used, FCBGA III packages are 
tested using a much wider peak temperature range.  However, both FCBGA I and 
FCBGA II packages are studied with a very tightly controlled peak temperature.  The 
distribution plot for FCBGA III packages is significantly different from those for 
FCBGA I and FCBGA II packages.  The failure rate from all three tests fit the Wei-
bull plot very well.  However, the failure rate for FCBGA II and FCBGA I does not 
fit well with exponential distribution.   
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However, the failure data from FCBGA III packages shows a very good fit in expo-
nential distribution, which usually describes the failure data in a constant failure rate.  
The large variation of the peak temperature for FCBGA III failures is thought to be 
the reason for the random failures.   
It is possible that a constant failure rate can be used for the field failures, even for 
solder bump failures, traditionally considered as a wear-out failure mechanism, based 
on the failure data collected in the lab testing.  
 7.5 Summary and discussions 
Solder bump joint reliability is one of the key areas where tremendous efforts have 
been made during package development and qualification.  However, traditional 
thermal cycling tests with periodic ATE testing cannot effectively detect the bump 
failures, instead, the bump joint failures are often first observed in field applications. 
The purpose of the research is to evaluate the effectiveness of power cycling by the 
detection of bump failures in the field, moreover, to develop a model which can be 
applied to estimate the field failures.  
In addition, the influence of the underfill properties and bump materials are studied 
too.  The failure data from power cycling testing demonstrates that a constant failure 
rate for bump failures can be obtained due to the variation of the power cycling peak 
temperature variations.  Thermal profiles are critical for any conclusions drawn from 
power cycling studies.  
The study results presented in this chapter show 
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1. Power cycling can detect intermittent failures much earlier than any traditional 
approach.  Intermittent failures are often real failures shown in the field applica-
tions.   
2. Underfill materials will dramatically influence the fatigue life of solder bumps.  
The study shows low Tg underfill materials will lose the protection on the bumps 
when the operating temperature is over the Tg.   Although high Tg underfill ma-
terials can protect the bumps better at elevated temperatures, they will, however, 
change the failure mechanisms, but with a much longer fatigue life.  High Tg un-
derfill materials will also introduce low-k or ultra low-k dielectric cracking. 
3. Eutectic solder alloys demonstrate a much better fatigue performance than high 
lead solder alloys under power cycling conditions, even with low Tg underfill 
materials.     
4. The acceleration factors estimated based on failure data of FCBGAII and 
FCBGA I packages are very similar.  The model for larger packages provided a 
conservative AF value.  The effects of underfill materials and bump materials on 
the AF are not clear since not enough data has been collected. However, the AF 
models could not correlate well with the field data, especially when CPF% is 
high.  
One advantage for power cycling tests is that the test itself simulated the field appli-
cations.  In field applications or power cycling tests,  each system can experience dif-
ferent temperature ranges and peak temperatures, and so the failure distribution might 
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not show up as an obvious worn out failure mechanism, instead closing to a constant 
failure rate with the shape parameter in a Weibull distribution close to 1.  In thermal 
cycling tests of solder bumps, there will always be a uniform temperature profile and 




   
8.   CONTRIBUTIONS AND FUTURE WORK 
8.1 Contributions of the dissertation 
The focuses of the dissertation are to study the end-of-life models and constant failure 
rate modeling for semiconductor packages using knowledge-based testing methodol-
ogies.  To start the dissertation,  the key failure mechanisms and the failure models 
associated with those failure mechanisms are introduced and reviewed, then followed 
by research works in the end-of-life AF models and constant failure rate modeling for 
the packages.  Additionally, the reliability studies are carried out for flip chip solder 
bumps under power cycling conditions in order to model the failures and correlate 
with the field failures.   
8.1.1 End-of-life  AF models for the prediction of solder joint reliability 
Historically, the reliability prediction of solder joints is based on Coffin-Manson or 
its modifications, such as Norris-Landzberg model.  However, there is no indication 
of how accurate the prediction will be.  The dissertation studies the AF models widely 
used and develop an application matrix based on extensive experimental data.  The 
research demonstrates that:  
(1) End-of-life AF models for leaded and lead free solder joints are different. The  
AF values for SAC405 lead free solder joints are normally much larger than 
that of eutectic solder joints.  
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(2)  End-of-life AF models for the solder joint reliability prediction are not uni-
versal, as typically assumed.  AF models will be affected by many factors, in-
cluding package types, and materials used.  
(3) If necessary, in order to provide accurate reliability predictions, the AF model 
parameters should be characterized for packages interested, using at one con-
ditions.  Traditional model parameters, e.g. those used in Norris-Landzberg 
model can be misleading at times.  
(4) Similar package structures and materials set can share the same end-of-life 
models based on the study.  
Based on the research work on the end-of-life reliability models in the research, the 
following assessment matrix/flow chart is recommended. If the product have different 




Figure 8-1 End-of-life AF model determination for semiconductor packages 
8.1.2 Constant failure rate modeling for semiconductor packages using knowledge-
based test-to--failure approach 
In reality, the field failures often demonstrate very different failure trends comparing 
to the end-of-life failures. In order to predict the reliability and failure rate in field 
applications, failure data is required to be collected during the stress testing in order 
to understand the failure trends for expected failure mechanisms.  The dissertation 
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studied the failure rate models using knowledge-based test-to-failure approach instead 
of traditional test–to-pass approaches.   The contribution of the research work can be 
listed below 
(1) The estimation of the failure bounds used in failure rate models is studied and 
a new formula is proposed and validated. The popular estimation of bounds 
based on the Chi-square distribution is found to be flawed, especially when 
the number of failure is small.  The proposal approach provides easier and 
tighter bounds than what are used today.   
(2) Non-solder joints package failures are following a constant failure rate, in-
stead of end-of-life increasing failure rate.  The observation is confirmed 
through stress testing data and available field failure data.  In the field applica-
tion, even solder bump failures can be analyzed using a constant failure rate 
approach, which is very different from any research data published under 
thermal cycling conditions.     
8.1.3 Reliability assessment for TEBGA and RCPs using knowledge-based test ap-
proaches 
Chapter 6 discusses the reliability assessments and failure models  for TEBGA pack-
ages and  RCP packages using knowledge-based test approach.   Besides the under-
standing of the failure mechanisms and the reliability improvements,   the focus is put 
on understanding the failure data trends and failure rate estimation.   The studies vali-
dated the achievements in this dissertation and will be instructive for future reliability 
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and failure predictions of semiconductor packages.  OEMS and system manufacturers 
have been pushing for the failure data and then use them to predict the system fail-
ures.   
8.1.4 End-of-life and Constant failure rate estimation for solder bumps reliability un-
der power cycling conditions 
The end-of-life models of solder bumps formed between the die and flip chip sub-
strates is assessed in the dissertation.  In addition, the study shows the models based 
on the end-of-life failure data collected through power cycling conditions did not pre-
dict the field failure data well.  Moreover, the studies find the variation of the power 
cycling profiles will demonstrate the expected end-of-life  bump failures to follow an 
approximate constant failure rate,  which is not observed in typical thermal cycling 
conditions.   This observation suggests a constant failure rate of bump failures in field 
applications.  The finding is in an agreement with the field failure trends.  
In addition,  the end-of-life model development study  demonstrates that a similar AF 
model can be used for similar FCBGAs (similar underfill materials and package 
structures).  The model developed for the larger FCBGA packages will provide a 
more conservative estimation of reliability.   
The dissertation studies the impact of underfill materials and bump materials as well. 
Low Tg underfill materials show a limitation in protecting the bumps and that high 
Tg underfill materials can achieve the protection of bumps at elevated thermal cycling 
ranges.  However, the change of the Tg of the underfill materials can change the fail-
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ure mechanisms from bumps to BGA joints as shown in this study.  An optimization 
shall be done for the combination of underfill materials, the bump types, and dielec-
tric materials in FCBGA packages in order to achieve a robust design and reliability.  
The study also demonstrates that eutectic solder bump materials show much robust 
reliability under low-Tg underfill packages compared to the packages which use high 
lead solder bumps. 
8.2 Suggestions for future work 
8.2.1 The correlation of constant failure rate estimation and the trends of field failures 
In the industry, tremendous testing has been done to evaluate the performance of the 
packages under defined stress test conditions. However, there is a poor understanding 
of the correlation between the failure data collected in the stress testing and the field 
failures.  It will be very meaningful if a failure rate model can be developed consider-
ing the failures observed during development, the qualification test, manufacturing 
defects and other results.   
8.2.2 End-of-life acceleration factor model development and verification 
For empirical AF models, it is not clear how the package structures and materials will 
influence the acceleration.  The current AF models mainly consider the factors asso-
ciated with thermal cycling profiles or other stress factors.  The future work shall fo-
cus on the influences of other factors, such as underfill materials, dwell time and peak 
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